
THALES

Cinterion® PLPS9

Hardware Interface Description

Version: 01.002

Docld: PLPS9_HID_v01.002



Document Name: Cinterion® PLPS9 Hardware Interface Description

Version: **01.002**

Date: 2020-05-15

Docld: PLPS9 HID v01.002

Status: Public / Released

GENERAL NOTE

THE USE OF THE PRODUCT INCLUDING THE SOFTWARE AND DOCUMENTATION (THE "PRODUCT") IS SUBJECT TO THE RELEASE NOTE PROVIDED TOGETHER WITH PRODUCT. IN ANY EVENT THE PROVISIONS OF THE RELEASE NOTE SHALL PREVAIL. THIS DOCUMENT CONTAINS INFORMATION ON THALES PRODUCTS. THE SPECIFICATIONS IN THIS DOCUMENT ARE SUBJECT TO CHANGE AT THALES'S DISCRETION. THALES DIS AIS DEUTSCHLAND GMBH GRANTS A NON-EXCLUSIVE RIGHT TO USE THE PRODUCT. THE RECIPIENT SHALL NOT TRANSFER, COPY, MODIFY, TRANSLATE, REVERSE ENGINEER, CREATE DERIVATIVE WORKS; DISASSEMBLE OR DECOMPILE THE PRODUCT OR OTHERWISE USE THE PRODUCT EXCEPT AS SPECIFICALLY AUTHORIZED. THE PRODUCT AND THIS DOCUMENT ARE PROVIDED ON AN "AS IS" BASIS ONLY AND MAY CONTAIN DEFICIENCIES OR INADEQUACIES. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, THALES DIS AIS DEUTSCHLAND GMBH DISCLAIMS ALL WARRANTIES AND LIABILITIES. THE RECIPIENT UNDERTAKES FOR AN UNLIMITED PERIOD OF TIME TO OBSERVE SECRECY REGARDING ANY INFORMATION AND DATA PROVIDED TO HIM IN THE CONTEXT OF THE DELIVERY OF THE PRODUCT. THIS GENERAL NOTE SHALL BE GOVERNED AND CONSTRUED ACCORDING TO GERMAN LAW.

Copyright

Transmittal, reproduction, dissemination and/or editing of this document as well as utilization of its contents and communication thereof to others without express authorization are prohibited. Offenders will be held liable for payment of damages. All rights created by patent grant or registration of a utility model or design patent are reserved.

Copyright © 2020, THALES DIS AIS Deutschland GmbH

Trademark Notice

Thales, the Thales logo, are trademarks and service marks of Thales and are registered in certain countries. Microsoft and Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries. All other registered trademarks or trademarks mentioned in this document are property of their respective owners.

Contents

1	Intro	duction.		9
	1.1	Produc	et Variants	9
	1.2	Key Fe	eatures at a Glance	10
		1.2.1	Supported Frequency Bands	14
		1.2.2	Supported CA Configurations	15
	1.3	System	n Overview	19
	1.4	Circuit	Concept	20
2	Inter	face Cha	aracteristics	21
	2.1	Applica	ation Interface	21
		2.1.1	Pad Assignment	21
		2.1.2	Signal Properties	25
			2.1.2.1 Absolute Maximum Ratings	33
		2.1.3	USB Interface	34
		2.1.4	Serial Interface ASC0	35
		2.1.5	Serial Interface ASC1	36
		2.1.6	Inter-Integrated Circuit Interface	37
		2.1.7	PCle Interface	
		2.1.8	UICC/SIM/USIM Interface	39
			2.1.8.1 Enhanced ESD Protection for SIM Interfaces	41
		2.1.9	Digital Audio Interface	42
			2.1.9.1 Pulse Code Modulation Interface	
			2.1.9.2 Inter-IC Sound Interface	43
		2.1.10	Analog-to-Digital Converter (ADC)	
		2.1.11	RTC Backup	
		2.1.12	GPIO Interface	
		2.1.13	Control Signals	
			2.1.13.1 PWR IND Signal	
			2.1.13.2 Remote Wakeup	
			2.1.13.3 Low Current Indicator	
			2.1.13.4 Firmware Swap	
		2.1.14	JTAG Interface	
			eMMC Interface	
			2.1.15.1 eMMC Power Supply	
	2.2	GSM/L	JMTS/LTE Antenna Interface	
		2.2.1	Antenna Interface Specifications	
		2.2.2	Antenna Installation	
		2.2.3	RF Line Routing Design	
			2.2.3.1 Line Arrangement Instructions	
			2.2.3.2 Routing Examples	
		2.2.4	RF Antenna Diagnostic	
	2.3		Antenna Interface	
	=.•	2.3.1	GNSS Antenna Diagnostic	

	2.4	Sample 2.4.1		onBack Powering	
		2.4.2		Level Conversion Circuit	
		2.4.3		Circuit for Antenna Detection	
3	CNCC	Intoufo			60
3	3.1			Characteristics	
	J. I	GNSS	interrace (Characteristics	70
4	-	_		tics	
	4.1	•	•	3	
	4.2		•	Down Scenarios	
		4.2.1		PLPS9	
		4.2.2	-	tates after First Startup	
		4.2.3		or Restart PLPS9	
			4.2.3.1	Switch off PLPS9 Using ATShutdown Command	
			4.2.3.2	Restart PLPS9 Using Restart Command	
			4.2.3.3	Turn off PLPS9 Using IGT Line	
			4.2.3.4	Turn off or Restart PLPS9 in Case of Emergency	80
			4.2.3.5	Overall Shutdown Sequence	81
		4.2.4	Automat	ic Shutdown	82
			4.2.4.1	Thermal Shutdown	83
			4.2.4.2	Deferred Shutdown at Extreme Temperature Conditions.	84
			4.2.4.3	Undervoltage Shutdown	85
			4.2.4.4	Overvoltage Shutdown	85
	4.3	Power	Saving		86
		4.3.1	Power S	aving while Attached to GSM Networks	86
		4.3.2	Power S	aving while Attached to WCDMA Networks	88
		4.3.3	Power S	aving while Attached to LTE Networks	89
	4.4	Power	Supply		90
		4.4.1	Power S	upply Ratings	91
		4.4.2	Minimizir	ng Power Losses	98
		4.4.3	Monitorin	ng Power Supply by AT Command	98
	4.5	Operat	ting Tempe	eratures	99
	4.6	Electro	static Disc	charge	. 100
	4.7	Reliab	ility Chara	cteristics	. 101
5	Mach	anical [Dimonsion	ns and Mounting	102
3	5.1			ensions of PLPS9	
	5.2			onto the Application Platform	
	5.2	5.2.1	-	B Assembly	
		J.Z. I	5.2.1.1	Land Pattern and Stencil	
			5.2.1.1	Board Level Characterization	
		5.2.2	_	Sensitivity Level	
				·	
		5.2.3	`	g Conditions and Temperature	
			5.2.3.1	Reflow Profile Maximum Temperature and Duration	
			D.Z.J.Z	IVIAXIMUM Temperature and Duration	. 107

	8 1	List of	Parts and	Accessories	126
8	Appe	endix			126
	7.4	Safety	Precautio	n Notes	125
	7.3			eviations	
	7.2			ents	
	7.1		•		
7				1	
	6.4	Compl	iance with	FCC and ISED Rules and Regulations	118
	6.3	Refere	ence Equip	ment for Type Approval	117
	6.2	SAR re	equiremen	ts specific to portable mobiles	116
	6.1	Directi	ves and S	tandards	113
6	Regu	ılatory a	ınd Type	Approval Information	113
			5.3.2.2	Transportation Boxes	112
			5.3.2.1	Moisture Barrier Bag	
		5.3.2		g Materials	
		5.3.1	•		
	5.3				
			5.2.4.4	Electrostatic Discharge	109
			5.2.4.3	Baking	109
			5.2.4.2	Processing Life	108
			5.2.4.1	Storage Conditions	108
		5.2.4	Durabilit	y and Mechanical Handling	

Tables

Table 1:	Supported frequency bands for each PLPS9 variant	
Table 2:	Supported CA configurations	15
Table 3:	Overview: Pad assignments	22
Table 4:	Signal description	25
Table 5:	Absolute maximum ratings	33
Table 6:	DCE-DTE wiring of ASC0	36
Table 7:	Signals of the SIM interface (SMT application interface)	39
Table 8:	Overview of PCM pin functions	42
Table 9:	Overview of I ² S pin functions	43
Table 10:	GPIO lines and possible alternative assignment	44
Table 11:	Remote wakeup lines	45
Table 12:	Low current indicator line	46
Table 13:	Return loss in the active band	48
Table 14:	RF Antenna interface GSM/UMTS/LTE (at operating temperature range)	49
Table 15:	Possible GPIOx signal states if used for antenna diagnosis	59
Table 16:	Assured antenna diagnostic states	60
Table 17:	GSM/UMTS/LTE antenna diagnostic decision threshold	60
Table 18:	Sample ranges of the GNSS antenna diagnostic measurements and	
	their possible meaning	
Table 19:	Antenna detection reference circuit - parts list	68
Table 20:	GNSS properties	70
Table 21:	Power supply for active GNSS antenna	71
Table 22:	Overview of operating modes	72
Table 23:	Signal states	
Table 24:	Board temperature warning and switch off level	
Table 25:	Voltage supply ratings	
Table 26:	Current consumption ratings	
Table 27:	Board temperature	
Table 28:	Electrostatic values	
Table 29:	Summary of reliability test conditions	
Table 30:	Reflow temperature recommendations	
Table 31:	Storage conditions	108
Table 32:	Directives	
Table 33:	Standards of North American type approval	
Table 34:	Standards of European type approval	113
Table 35:	Requirements of quality	114
Table 36:	Standards of the Ministry of Information Industry of the	
	People's Republic of China	115
Table 37:	Toxic or hazardous substances or elements with defined concentration limits	115
Table 38:	Antenna gain limits for FCC for PLPS9-W	118
Table 39:	Antenna gain limits for FCC and ISED for PLPS9-X	119
Table 40:	List of parts and accessories	
Table 41:	Molex sales contacts (subject to change)	
Table 42:	Hirose sales contacts (subject to change)	

Figures

Figure 1:	PLPS9 system overview	19
Figure 2:	PLPS9 block diagram	20
Figure 3:	PLPS9 bottom view: Pad assignments	23
Figure 4:	PLPS9 top view: Pad assignments	24
Figure 5:	USB circuit	
Figure 6:	Serial interface ASC0	
Figure 7:	Serial interface ASC1	36
Figure 8:	I ² C interface connected to VEXT	37
Figure 9:	PCIe interface	38
Figure 10:	First UICC/SIM/USIM interface	
Figure 11:	Second UICC/SIM/USIM interface	
Figure 12:	SIM interfaces - enhanced ESD protection	41
Figure 13:	PCM timing short frame (master, 4096KHz, 16kHz sample rate)	
Figure 14:	I ² S timing (master mode)	
Figure 15:	PWR_IND signal	
Figure 16:	Low current indication timing	
Figure 17:	eMMC power supply	
Figure 18:	Antenna pads (top view)	
Figure 19:	Embedded Stripline line arrangement	
Figure 20:	Micro-Stripline line arrangement samples	
Figure 21:	Routing to application's RF connector	
Figure 22:	Routing detail	
Figure 23:	Resistor measurement used for antenna detection	58
Figure 24:	Basic circuit for antenna detection	59
Figure 25:	Supply voltage for active GNSS antenna	61
Figure 26:	ESD protection for passive GNSS antenna	62
Figure 27:	PLPS9 sample application	
Figure 28:	Sample level conversion circuits	65
Figure 29:	Antenna detection circuit sample - overview	66
Figure 30:	Antenna detection circuit sample - schematic	
Figure 31:	Power-on with IGT	73
Figure 32:	Signal states during turn-off procedure	
Figure 33:	Timing of IGT if used as ON/OFF switch	79
Figure 34:	Shutdown by EMERG_OFF signal	80
Figure 35:	Restart by EMERG_OFF signal	80
Figure 36:	Overall shutdown sequence	
Figure 37:	Power saving and paging in GSM networks	
Figure 38:	Power saving and paging in WCDMA networks	
Figure 39:	Power saving and paging in LTE networks	89
Figure 40:	Decoupling capacitor(s) for BATT+	
Figure 41:	Power supply limits during transmit burst	
Figure 42:	Board and ambient temperature differences	99
Figure 43:	PLPS9 – top and bottom view	
Figure 44:	Dimensions of PLPS9 (all dimensions in mm)	
Figure 45:	Land pattern (top layer)	
Figure 46:	Recommended design for 110 micron thick stencil (top layer)	
Figure 47:	Reflow Profile	106

Cinterion® PLPS9 Hardware Interface Description

Page 8 of 128

Figures

Figure 48:	Shipping tray dimensions	110
Figure 49:	Moisture Sensitivity Label	111
Figure 50:	Humidity Indicator Card - HIC	112
Figure 51:	Reference equipment for type approval	117

1 Introduction

This document¹ describes the hardware of the Cinterion[®] PLPS9 products listed in Section 1.1. It helps you quickly retrieve interface specifications, electrical and mechanical details and information on the requirements to be considered for integrating further components.

1.1 Product Variants

This document applies to the following Thales modules:

- Cinterion[®] PLPS9-W
- Cinterion[®] PLPS9-X

Where necessary a note is made to differentiate between the various product variants and releases.

^{1.} The document is effective only if listed in the appropriate Release Notes as part of the technical documentation delivered with your Thales product.

1.2 Key Features at a Glance

Feature	Implementation		
General			
Frequency bands	Note: Not all of the frequency bands (and 3GPP technologies) mentioned throughout this document are supported by every PLPS9 products variant. Please refer to Section 1.2.1 for an overview of the frequency bands supported by each PLPS9 product variant.		
GSM class	Small MS		
Output power (according to Release 99)	GSM/GPRS/UMTS: Class 4 (+33dBm ±2dB) for EGSM850 and EGSM900 Class 1 (+30dBm ±2dB) for GSM1800 and GSM1900 Class E2 (+27dBm ± 3dB) for GSM 850 8-PSK and GSM 900 8-PSK Class E2 (+26dBm +3 /-4dB) for GSM 1800 8-PSK and GSM 1900 8-PSK Class 3 (+24dBm +1/-3dB) for all supported WCDMA FDD bands		
Output power (according to Release 8)	LTE (FDD): Class 3 (+23dBm ±2dB) for all supported LTE FDD bands LTE (TDD):		
	Class 3 (+23dBm ±2dB) for all supported LTE TDD bands		
Power supply	$3.3V \le V_{BATT+} \le 4.2V$		
Operating temperature (board temperature)	Normal operation: -30°C to +85°C Restricted operation: -40°C to +95°C		
Physical	Dimensions: 48mm x 36mm x 3mm Weight: approx. 10.5g		
RoHS	All hardware components fully compliant with EU RoHS Directive		
LTE features			
LTE Advanced up to 3GPP Release 11 LTE Advanced Pro up to 3GPP Release 12, 13	 Downlink carrier aggregation (CA) to increase bandwidth, and thereby increase bitrate: Maximum aggregated bandwidth: 80MHz Maximum number of component carriers: 4 Inter-band FDD, TDD Intra-band FDD, TDD, contiguous, non-contiguous Supported inter- and intra-band CA configurations: See Section 1.2.2. If 4x4 MIMO is supported by the mobile network: Downlink: Up to 1Gbps CAT 16 with 4x4 MIMO 2 CA DL + 4(2)x2 MIMO 1 CA DL or up to 800Mbps CAT 15 with 4x4 MIMO 2 CA DL Uplink: Up to 150Mbps CAT 13 with 2 CA UL If 4(2)x2 MIMO is supported by the mobile network: Downlink: Up to 800Mbps CAT 15 with 4 CA DL Uplink: Up to 800Mbps CAT 15 with 4 CA DL Uplink:		
	Up to 150Mbps CAT 13 with 2 CA UL		

Feature	Implementation		
HSPA features			
3GPP Release 8	UE CAT. 14, 24 DC-HSPA+ – DL 42Mbps HSUPA – UL 5.76Mbps Compressed mode (CM) supported according to 3GPP TS25.212		
UMTS features			
3GPP Release 8	PS data rate – 384 kbps DL / 384 kbps UL		
GSM / GPRS / EGPRS fea	atures		
Data transfer	GPRS: • Multislot Class 12 • Mobile Station Class B • Coding Scheme 1 – 4 EGPRS: • Multislot Class 12 • EDGE E2 power class for 8 PSK • Downlink coding schemes – CS 1-4, MCS 1-9 • Uplink coding schemes – CS 1-4, MCS 1-9 • SRB loopback and test mode B • 8-bit, 11-bit RACH • 1 phase/2 phase access procedures • Link adaptation and IR • NACC, extended UL TBF • Mobile Station Class B Point-to-point MT and MO, Cell broadcast,		
	Text and PDU mode		
Software	I		
AT commands	Hayes, 3GPP TS 27.007 and 27.005, and proprietary Thales commands		
Embedded Linux platform (Available on request only)	Embedded Linux with API (ARC, RIL).		
SIM Application Toolkit	SAT Release 99, letter classes b, c, e with BIP and RunAT support		
Firmware update	Firmware update supported.		
GNSS Features			
Protocol	NMEA		
Modes	Standalone GNSS (GPS, GLONASS, Beidou, Galileo) Integrated gpsOne 9HT support (GPS, GLONASS, Beidou, Galileo) QZSS and SBAS support		
General	Power saving modes DC feed bridge and control of power supply for active antenna via GPIO		

Feature	Implementation	
Interfaces		
Module interface	Surface mount device with solderable connection pads (SMT application interface). Land grid array (LGA) technology ensures high solder joint reliability and provides the possibility to use an optional module mounting socket. For more information on how to integrate SMT modules see also [3]. This application note comprises chapters on module mounting and application layout issues as well as on additional SMT application development equipment.	
Antenna	$50\Omega.$ 2 GSM/UMTS/LTE main antennas, 2 LTE Diversity/MIMO antennas, (active/passive) GNSS antenna	
USB	USB 2.0 High Speed (480Mbit/s) device interface or USB 3.0 Super Speed (5Gbit/s) device interface	
Serial interface	ASC0: • 8-wire (plus GND line) interface unbalanced, asynchronous • Fixed baud rates from 115,200 to 921,600bps • Supports RTS0/CTS0 hardware flow control Linux controlled only: ASC1: • 4-wire, unbalanced asynchronous interface • Fixed baud rates: 115,200bps to 921,60bps • Supports RTS1/CTS1 hardware flow control ASC2: • 2-wire, unbalanced asynchronous interface at RXD2 and TXD2 lines used for debugging purposes (optional)	
UICC interface	2 UICC interfaces (switchable): Supported chip cards: UICC/SIM/USIM 2.85V, 1.8V	
I ² C interface	1 I ² C interface	
Audio	1 digital interface (PCM/I ² S)	
Power on/off, Reset		
Power on/off	Switch-on by hardware signal IGT Switch-off by AT command (AT^SMSO) or IGT (option) Automatic switch-off in case of critical temperature or voltage conditions	
Reset	Orderly shutdown and reset by AT command	
Emergency-off	Emergency-off by hardware signal EMERG_OFF	
Special Features		
Antenna	SAIC (Single Antenna Interference Cancellation) / DARP (Downlink Advanced Receiver Performance) Rx Diversity (receiver type 3i - 64-QAM) / MIMO HORxD (Higher Order Receive Diversity) with up to 4 antennas	
GPIO	15 I/O pins of the application interface programmable as GPIO. GPIO1 can be configured as dead reckoning synchronization signal. GPIOx can be configured as low current indicator. Programming is done via AT commands.	
ADC inputs	Analog-to-Digital Converter with unbalanced analog inputs for example for (external) antenna diagnosis	

Feature	Implementation	
JTAG	JTAG interface for debug purposes	
еММС	Linux controlled only: Embedded Multi-Media Card interface	
PCle	Linux controlled only: PCIe 2.0 Root Complex (Host) interface	
Evaluation kit		
Evaluation module	PLPS9 module soldered onto a dedicated PCB.	

Note: ASC1, PCIe, as well as eMMC interfaces mentioned above and throughout this document are Linux controlled only, and as such only available on product variants with embedded Linux. Embedded Linux however, is not supported with the regular modules, and available on request only. For more information please contact Thales.

1.2.1 Supported Frequency Bands

The following table lists the supported frequency bands for each of the PLPS9 product variants mentioned in Section 1.1.

Table 1: Supported frequency bands for each PLPS9 variant

Band	-W	-X			
GSM/GPRS/EDGE	GSM/GPRS/EDGE				
850MHz	Х	х			
900MHz	Х	х			
1800MHz	Х	х			
1900MHz	Х	х			
UMTS/HSPA					
Bd.I (2100MHz)	Х				
Bd.II (1900MHz)		х			
Bd.III (1800MHz)	Х				
Bd.IV (AWS-1) ¹		х			
Bd.V (850MHz)	Х	х			
Bd.VI (850MHz)	Х				
Bd.VIII (900MHz)	Х				
Bd.XIX (850MHz)	Х				
TD-SCDMA					
Bd.34 (2000MHz)					
Bd.39 (1900MHz)					
LTE-FDD ²					
Bd.1 (2100MHz)	Х				
Bd.2 (1900MHz)		х			
Bd.3 (1800MHz)	Х				
Bd.4 (AWS-1) ¹		х			
Bd.5 (850MHz)	Х	х			
Bd.7 (2600MHz)	Х	х			
Bd.8 (900MHz)	Х				
Bd.12 (700MHz)		х			
Bd.13 (700MHz)		х			
Bd.18 (850MHz)	Х				
Bd.19 (850MHz)	Х				
Bd.20 (800MHz)	Х				
Bd.26 (850MHz)	Х				
Bd.28 (700MHz)	Х	х			

Table 1: Supported frequency bands for each PLPS9 variant

Band	-W	-X		
Bd.29 (700MHz) <supplementary downlink=""></supplementary>		х		
Bd.32 (1500MHz) <supplementary downlink=""></supplementary>	Х			
Bd.66 (AWS-3) ³		х		
LTE-TDD⁴	LTE-TDD⁴			
Bd.34 (2000MHz)	Х			
Bd.38 (2600MHz)	Х			
Bd.39 (1900MHz)	Х			
Bd.40 (2300MHz)	Х			
Bd.41 (2600MHz) ⁵	Х			

- 1. DL 2110-2155MHz and UL 1710-1755MHz.
- 2. Bd.5, Bd.8, Bd.29, and Bd.32 support 2x2 MIMO only, whereas Bd.1, Bd.2, Bd.3, Bd.4, Bd.7, and Bd.66 support 4x4 MIMO in downlink. Also, Bd.2, Bd.3, Bd.4, Bd.5, Bd.8, Bd.12, Bd.13, Bd.18, Bd.19, Bd.20, Bd.26, Bd.28 support 4 antenna RX Diversity (HoRXD).
- 3. With the Band 66 support, the frequency ranges 1755-1780 MHz and 2155-2180 MHz derived from pairing the 1710-1780 and 2110-2180 MHz frequency bands are compliant with §§27.5(h) and 27.75.
- 4. Bd.34 supports 2x2 MIMO only, whereas Bd.38, Bd.39, Bd.40, and Bd.41 support 4x4 MIMO in downlink.
- 5. **Note:** Out of the 3GPP specified frequency range for LTE Band 41, only that part which is used in China and Japan (2545MHz to 2655MHz) is supported by PLPS9.

1.2.2 Supported CA Configurations

The following table lists the supported CA configurations (aka supported band combinations) for each of the PLPS9 product variants mentioned in Section 1.1.

Table 2: Supported CA configurations

Downlink CA	Downlink (4x4 MIMO)	Uplink CA	Bandwidth combination set	Product variants (PLPS9)				
Intra-band continuous								
CA_1C	1C	-	0, 1	W				
CA_2C	2C	-	0	Х				
CA_3C	3C	CA_3C	0	W				
CA_5B	-	-	0, 1	X, W				
CA_7B	7B	-	0	X, W				
CA_7C	7C	CA_7C	0, 1, 2	X, W				
CA_8B	-	-	0	W				
CA_12B	-	-	0	Х				
CA_38C	38C	CA_38C	0	W				
CA_40C	40C	CA_40C	0, 1	W				
CA_40D	-	-	0, 1	W				
CA_41C	41C	CA_41C	0, 1, 2, 3	W				
CA_41D	-	CA_41C	0	W				

Table 2: Supported CA configurations

Downlink CA	Downlink (4x4 MIMO)	Uplink CA	Bandwidth combination set	Product variants (PLPS9)	
CA_66B	66B	-	0	Х	
CA_66C	66C	-	0	Х	
Intra-band non-cor	ntinuous				
CA_2A-2A	2A-2A	-	0	Х	
CA_4A-4A	4A-4A	-	0, 1	Х	
CA_66A-66A	66A-66A	-	0	Х	
Inter-band (two ba	nds)	L		·	
CA_1A-3A	-	-	0, 1	W	
CA_1A-3C	-	CA_3C	0	W	
CA_1A-5A	1A	CA_1A-5A	0, 1	W	
CA_1A-7A	-	-	0	W	
CA_1A-8A	1A	CA_1A-8A	0, 1, 2	W	
CA_1A-18A	1A	CA_1A-18A	0, 1	W	
CA_1A-19A	1A	-	0	W	
CA_1A-20A	1A	-	0	W	
CA_1A-26A	1A	CA_1A-26A	0, 1	W	
CA_1A-28A	1A	CA_1A-28A	0, 1	W	
CA_2A-2A-4A	-	-	0	Х	
CA_2A-2A-4A-4A	-	-	0	Х	
CA_2A-2A-5A	2A	-	0	Х	
CA_2A-2A-12A	2A	-	0	Х	
CA_2A-2A-13A	2A	-	0	Х	
CA_2A-2A-66A	-	-	0	Х	
CA_2A-4A	-	-	0, 1, 2	Х	
CA_2A-4A-4A	-	-	0	Х	
CA_2A-5A	2A	-	0, 1	Х	
CA_2A-12A	2A	-	0, 1, 2	Х	
CA_2A-12B	2A	-	0	Х	
CA_2A-13A	2A	-	0, 1	Х	
CA_2A-28A	2A	-	0	Х	
CA_2A-29A	2A	-	0, 1, 2	Х	
CA_2A-66A	-	-	0, 1, 2	Х	
CA_2A-66A-66A	-	-	0	Х	
CA_2C-5A	2C	-	0	Х	
CA_2C-12A	2C	-	0	Х	
CA_2C-29A	2C	-	0	Х	
CA_3A-3A-8A	3A	CA_7C	0, 1	W	
CA_3A-5A	3A	CA_3A-8A	0, 1, 2, 3, 4	W	
CA_3A-7A	-	-	0, 1	W	
CA_3A-7B	-	CA_3A-20A	0	W	
CA_3A-7C	_	-	0, 1	W	

Table 2: Supported CA configurations

Downlink CA	Downlink (4x4 MIMO)	Uplink CA	Bandwidth combination set	Product variants (PLPS9)	
CA_3A-8A	3A	-	0, 1, 2, 3	W	
CA_3A-19A	3A	-	0	W	
CA_3A-20A	3A	CA_3C	0, 1	W	
CA_3A-26A	3A	-	0, 1	W	
CA_3A-28A	3A	CA_3A-20A	0, 1	W	
CA_3C-5A	3C	-	0	W	
CA_3C-7A	-	-	0	W	
CA_3C-7C	-	-	0, 1	W	
CA_3C-8A	-	CA_3C-8A, CA_3C	0	W	
CA_3C-20A	3C	-	0	W	
CA_3C-28A	3C	-	0	W	
CA_4A-4A-5A	4A	-	0	Х	
CA_4A-4A-7A	-	-	0, 1	Х	
CA_4A-4A-12A	4A	-	0	X	
CA_4A-4A-13A	4A	-	0	Х	
CA_4A-5A	4A	-	0, 1	Х	
CA_4A-7A	-	-	0, 1	Х	
CA_4A-12A	4A	-	0, 1, 2, 3, 4, 5	Х	
CA_4A-12B	4A	-	0	Х	
CA_4A-13A	4A	-	0, 1	Х	
CA_4A-28A	-	-	0	Х	
CA_4A-29A	4A	-	0, 1, 2	Х	
CA_5A-7A	7A	CA_5A-7A	0, 1	X, W	
CA_5A-12A	-	-	0	Х	
CA_5A-66A	66A	-	0	Х	
CA_5A-66A-66A	66A	-	0	Х	
 CA_7A-8A	7A	-	0, 1, 2	W	
CA_7A-12A	7A	-	0	Х	
CA_7A-20A	7A	CA_7A-20A	0, 1	W	
CA_7A-28A	7A	-	0, 1	X, W	
CA_7B-28A	7B	-	0	X, W	
 CA_7C-28A	7C	CA_7C	0	X, W	
 CA_8A-20A	-	-	0, 1	W	
 CA_12A-66A	66A	-	0, 1, 2, 3, 4, 5	X	
 CA_12A-66A-66A	66A	-	0	X	
CA_13A-66A	66A	-	0	X	
 CA_13A-66A-66A	66A	-	0	X	
CA_18A-28A	-	-	0	W	
CA_20A-32A	-	-	0, 1	W	
CA_39A-41A	-	-	0	W	
CA_39A-41C	-	CA_41C	0	W	
CA_39C-41A	-	CA_39C	0	W	

Table 2: Supported CA configurations

Downlink CA	Downlink (4x4 MIMO)	Uplink CA	Bandwidth combination set	Product variants (PLPS9)
Inter-band (three bar	nds)	<u> </u>	<u> </u>	•
CA_1A-3A-5A	-	CA_1A-5A, CA_3A-5A	0, 1	W
CA_1A-3A-8A	-	CA_1A-8A, CA_3A-8A	0, 1, 2, 3	W
CA_1A-3A-19A	-	-	0	W
CA_1A-3A-20A	-	CA_3A-20A	0	W
CA_1A-3A-26A	-	-	0	W
CA_1A-3A-28A	-	-	0	W
CA_1A-5A-7A	-	CA_1A-5A, CA_5A-7A	0, 1	W
CA_1A-7A-8A	-	-	0	W
CA_1A-7A-20A	-	-	1	W
CA_1A-7A-28A	-	-	0, 1, 2	W
CA_1A-18A-28A	1A	-	0, 1	W
CA_1A-19A-28A	-	-	0	W
CA_2A-2A-4A-12A	-	-	0	Х
CA_2A-2A-12A-66A	-	-	0	Х
CA_2A-4A-4A-12A	-	-	0	Х
CA_2A-4A-5A	-	-	0	Х
CA_2A-4A-12A	-	-	0	Х
CA_2A-4A-13A	-	-	0	Х
CA_2A-4A-29A	-	-	0	Х
CA_2A-5A-66A	-	-	0	Х
CA_2A-12A-66A	-	-	0	Х
CA_2A-12A-66A-66A	-	-	0	Х
CA_2A-13A-66A	-	-	0	Х
CA_3A-7A-8A	-	CA_3A-8A	0, 1, 2	W
CA_3A-7A-28A	-	-	0	W
CA_3A-7C-28A	-	-	0	W
CA_4A-7A-12A	-	-	0, 1	Х

1.3 System Overview




Figure 1: PLPS9 system overview

1.4 Circuit Concept

Figure 2 shows a block diagram of the PLPS9 module and illustrates the major functional components:

Baseband block:

- GSM/UMTS/LTE controller/transceiver/power supply
- NAND/LPDDR2 memory devices
- Application interface (SMT with connecting pads)

RF section:

- RF transceiver
- · RF power amplifier/frontend
- RF filter
- GNSS receiver/Front end
- Antenna pad




Figure 2: PLPS9 block diagram

2 Interface Characteristics

PLPS9 is equipped with an SMT application interface that connects to the external application. The SMT application interface incorporates the various application interfaces as well as the RF antenna interface.

Note: ASC1, PCIe, as well as eMMC interfaces mentioned below and throughout this document are Linux controlled only, and as such only available on product variants with embedded Linux. Embedded Linux however, is not supported with the regular modules, and available on request only. For more information please contact Thales.

2.1 Application Interface

2.1.1 Pad Assignment

The SMT application interface on the PLPS9 provides connecting pads to integrate the module into external applications. Table 3 lists the pads' assignments. Figure 3 (bottom view) and Figure 4 (top view) show the connecting pads' numbering plan.

Please note that a number of connecting pads are marked as reserved for future use (rfu) and further qualified as either (<name>), (dnu), (GND) or (nc):

- Pads marked as "rfu" and qualified as "<name>" (signal name) may be soldered and could be connected to an external application compliant to the signals' electrical characteristics as described in Table 4.
- Pads marked "rfu" and qualified as "dnu" (do not use) may be soldered but should not be connected to an external application.
- Pads marked "rfu" and qualified as "GND" (ground) are assigned to ground with PLPS9 modules, but may have different assignments with future Thales products using the same pad layout.
- Pads marked "rfu" and qualified as "nc" (not connected) are internally not connected with PLPS9 modules, but may be soldered and arbitrarily be connected to external ground.

Also note that some pads are marked with a circle (). These pads have a round shape for improved impedance control.

Thales strongly recommends to solder all connecting pads for mechanical stability and heat dissipation.

Also, Thales strongly recommends to provide test points for certain signal lines to and from the module while developing SMT applications – for debug and/or test purposes during the manufacturing process. In this way it is possible to detect soldering problems. Please refer to [3] for more information on test points and how to implement them. The signal lines for which test points should be provided for are marked as "Test point required" or "Test point recommended" in Section 2.1.2: Table 4 describing signal characteristics.

THALES

Table 3: Overview: Pad assignments

	Overview. Pau assignimen		Ciamal Nama	Dad Na	Ciava I Nama
Pad No.	Signal Name	Pad No.	Signal Name	Pad No.	Signal Name
A1 A2	GND GND	E15 E16	rfu (dnu)	M8 M9	JTÄG_WD_DISABLE I2CDAT1
A2 A5	GND	E17	rfu (dnu) rfu (dnu)	M10	I I2CCLK1
A6	GND	E18	VEXT	M11	rfu (dnu)
A7	ANT RX3	E19	rfu (dnu)	M12	rfu (dnu)
A8	GND	E20	BATT+	M13	EMMC D6
A9	GND	E21	GND	M14	EMMC_D1
A10	GND	F2	ANT_TRX2	M15	GPIO22 (Interrupt)
A11	ANT_RX4	F3	GND	M16	USB_DP
A12	GND	F4	GND	M17	USB_DN
A13	GND	F5	GND	M18	CCCEK2
A14	GND	F6	rfu (dnu)	M19	CCCLK1
A15	ANT_GNSS	F7	rfu (dnu)	M20	GPIO8 (Interrupt)
A16 A17	ANT GNSS DC	F8 F14	rtu (nc)	M21 N3	GND GND
A17	GND GND	F14	rfu (nc)	N4	GND
A21	GND	F16	EMERG OFF	N5	GND
B4	rfu (dnu)	F17	DSR0	N6	GND
B5	GND	F18	RXD0	N7	FSC2
B6	GND	F19	DTR0	N8	DOUT2
В7	GND	F20	BATT+	N9	DIN2
B8	GND	G2	GND	N10	BCLK2
B9	GND	G3	GND	N11	GND
B10	GND	G4	GND	N12	EMMC_D4
B11	GND	G5	GND	N13	EMMC_D5
B12	GND	G6	rfu (dnu)	N14	EMMC_D2
B13 B14	GND GND	G16 G17	GND	N15 N16	EMMC_D0
B15	GND	G18	DCD0 / Download	N17	GND
B16	GND	G19	CTS0	N17	CCIN2
B17	GND	G20	RTS0	N19	CCIN1
B18	rfu (dnu)	H2	GND	P1	GND
C1	GND	H3	GND	P2	GND
C2	GND	H4	GND	P4	BATT+_RF BATT+_RF
C4	GND	H5	GND	P5	BATT+_RF
C5	GND	H6	GND	P6	GPIO5 (Interrupt)
C6	GND	H16	USB_SSTX_P	P7	rfu (DIN1)
C7	GND	H17	USB_SSTX_N	P8	rfu (DOUT1)
C8	GND	H18	GPIO6 (Interrupt)	P9	rtu (BCLK1)
C9 C10	GND GND	H19 H20	TXD0 rfu (BATT ID)	P10 P11	rfu (FSC1) rfu (MCLK)
C10	GND	J2	GND	P12	EMMC D7
C12	GND	J3	GND	P13	EMMC CMD
C13	GND	J4	GND	P14	EMMC_D3
C14	GND	J5	GND	P15	EMMC CLK
C15	GND	J6	rfu (dnu)	P16	PCIE ČLK P
C16	GND	J16	GND	P17	PCIE_CLK_N
C17	GPIO3 (Interrupt)	J17	GND	P18	VUSB_IN
C18	JTAG_TCK	J18	CCIO2	P20	GND
C20	GND	J19	CCIO1	P21	GND
C21 D3	GND GND	J20 K2	RING0 GND	R5 R6	PWR_IND
D3	GND	K3	GND	R7	RTS1 CTS1
D5	GND	K4	GND	R8	TXD1
D6	GND	K5	GND	R9	RXD1
D7	rfu (dnu)	K6	rfu (dnu)	R10	PCIE HOST WAKE
D8	ADC4_IN	K16	USB_SSRX_P	R11	PCIE_HOST_RST
D9	ADC5_IN	K17	USB_SSRX_N	R12	GND
D10	ADC1_IN	K18	CCRST2	R13	GND
D11	ADC2_IN	K19	CCVCC1	R14	PCIE_CLK_REQ
D12	GPIO11	K20	rfu (dnu)	R15	GND
D13	GNSS_EN	L2	ANI_IRX1	R16	GND
D14 D15	JTAG_TMS	L3 L4	GND GND	R17 T1	GPIO16 (Interrupt)
D15	JTAG_TRST JTAG TDI	L4 L5	GND	T2	GND
D10	JTAG_IDI	L6	rfu (dnu)	T5	rfu (dnu)
D18	JTAG_SIGT	L7	EMMC DETECT	T6	rfu (dnu)
D19	IGT	L8	rfu (nc)	17	FwSwap
E1	GND	L14	rfu (nc)	T8	TXD2
E2	GND	L15	EMMC_PWR	Т9	GPIO15
E3	GND	L16	GND	T10	RXD2
E4	GND	L17	GND	T11	GND
E5	GND	L18	CCVCC2	T12	PCIE_RX_P
E6	GND	L19	CCRST1	T13	PCIE_RX_N
E7	rfu (dnu)	L20	GPIO4 (Interrupt)	T14	GND
E8	GPIO1/ DR_SYNC	M1 M2	GND GND	T15	PCIE_TX_P PCIE_TX_N
E9 E10	GPIO7 (Interrupt) GPIO14	M3	GND	T16 T17	GND
E10	GPIO14	M4	GND	T20	GND
E12	GPIO13	M5	GND	T21	GND
E13	JTAG PS HOLD	M6	GND		
E14	rfu (dnu)	M7	GPIO17		
	()	1	- · · · · · · · · · · · · · · · · · · ·	l	l




Figure 3: PLPS9 bottom view: Pad assignments

THALES




Figure 4: PLPS9 top view: Pad assignments

PLPS9_HID_v01.002 2020-05-15

2.1.2 Signal Properties

Please note that the reference voltages listed in Table 4 are the values measured directly on the PLPS9 module. They do not apply to the accessories connected.

 Table 4:
 Signal description

Function	Signal name	Ю	Signal form and level	Comment
Power supply	BATT+ BATT+_RF	I	V _I max = 4.2V V _I min = 3.3V (on board) GSM during Tx burst n Tx = n x 577µs peak current every 4.615ms Imax = see Table 26 WCDMA TX continuous current Imax = see Table 26 LTE TX continuous current Imax = see Table 26	Supply voltage lines for general power management and the RF power amplifier. Lines of BATT+/BATT+_RF and GND respectively must be connected in parallel for supply purposes because higher peak currents may occur. Minimum voltage must not fall below 3.3V including drop, ripple, spikes.
	GND		Ground	Application Ground
External supply volt- age	VEXT	0	$C_L max = 1 \mu F$ $V_O = 1.80 V - 2.4\%, +2\%$ Normal operation: $I_O max = -50 mA$ SLEEP mode operation: $I_O max = -1 mA$	VEXT may be used for application circuits. If unused keep line open. Test point recommended. The external digital logic must not cause any spikes or glitches on voltage VEXT. Do not exceed I _O max in any operation mode.
Supply voltage for active GNSS antenna (input)	ANT_GNSS_ DC	I	V _I max = 5V Imax = 50mA	If unused connect to GND. The input current must be limited to 50mA (antenna short circuit protection).
External GNSS sup- ply voltage enable (output)	GNSS_EN	0	V_{OL} max = 0.45V at I = 2mA V_{OL} nom = 0.1V at I = 100 μ A V_{OH} min = 1.30V at I = -2mA V_{OH} nom = 1.65V at I = -100 μ A V_{OH} max = 1.84V	Enable signal for an external voltage regulator (intended for active GNSS antenna, high=active) No external pull-up allowed during startup until the module has been secured in factory.

Table 4: Signal description

Function	Signal name	Ю	Signal form and level	Comment
Ignition	IGT	I	$\begin{split} R_{PU} &\approx 200 k\Omega \\ V_{OH} max &= 1.84 V \\ V_{IH} max &= 2.00 V \\ V_{IH} min &= 1.30 V \\ V_{IL} max &= 0.50 V \\ Low impulse width > 100 ms \end{split}$	This signal switches the module on. It is required to drive this line low by an open drain or open collector driver connected to GND. Test point recommended.
Emer- gency off	EMERG_ OFF	I	$\begin{array}{l} R_{PU} \approx 40 k\Omega \\ V_{OH} max = 1.84 V \\ V_{IH} max = 2.00 V \\ V_{IH} min = 1.30 V \\ V_{IL} max = 0.50 V \\ \hline \\ - \boxed{} \\ low pulse width up to 2000 ms \\ (as long as PWR_IND stays low \\ \end{array}$	It is required to drive this line low by an open drain or open collector driver connected to GND until the module finally switches off. If unused keep line open. Test point recommended. Note that a low impulse of more than 2000ms will reset the module's RTC.
Firmware switch	FwSwap	I	V_{IL} max = 0.50V V_{IH} min = 1.30V V_{IH} max = 2.0V I_{IHPD} = 27.5 μ A97.5 μ A I_{ILPU} = -27.5 μ A97.5 μ A $I_{High-Z\ max}$ = $\pm 1\mu$ A	Input during the startup phase: If FwSwap's state is High, a switch to the possible other, and currently not active firmware image is triggered. Test point required.
SIM card detection	CCIN1	I	$R_{PU} \approx 24 k\Omega$ to VEXT V_{OH} max=1.84V V_{IH} min = 1.25V at -25μA V_{IH} max= 2.0V V_{IL} max = 0.35V at -60μA	CCIN = Low means SIM card inserted. If SIM card holder does not support CCINx, connect to
	CCIN2	I	V_{IL} (max) = 0.5V V_{IH} (min) = 1.30V V_{IH} (max) = 2.0V I_{High-Z} (max) = ±1 μ A	GND. CCIN2: External pull-up required - for details please refer to Section 2.1.8. If 2 nd SIM interface not used, keep line open.

Table 4: Signal description

Function	Signal name	Ю	Signal form and level	Comment
2.85V SIM card interfaces	CCRST1 CCRST2 CCCLK1 CCCLK2	Ο	V_{OL} max = 0.4V at I = 2mA V_{OL} nom = 0.1V at I = 100 μ A V_{OH} min = 2.2V at I = -2mA V_{OH} nom = 2.65V at I = -100 μ A V_{OH} max = 2.91V	Maximum cable length or copper track should be not longer than 100mm to SIM card holder.
	CCIO1 CCIO2	I/O	$\begin{split} R_{PU} &= 6.78.5 k \Omega \\ V_{IL} max &= 0.55 V \\ V_{IH} min &= 2.35 V \\ V_{IH} max &= 3.05 V \\ \end{split} \\ V_{OL} max &= 0.4 V \text{ at } I = 2 mA \\ V_{OL} nom &= 0.1 V \text{ at } I = 100 \mu A \\ V_{OH} min &= 2.35 V \text{ at } I \geq -45 \mu A \\ V_{OH} max &= 2.91 V \end{split}$	CCIO2: External 10kW pull- up required - for details please refer to Section 2.1.8. If unused keep lines open.
	CCVCC1 CCVCC2	0	V_{O} min = 2.75V V_{O} typ =2.85V V_{O} max = 2.91V I_{O} max = -50mA	
1.8V SIM card inter-	CCRST1 CCRST2	0	V _{OL} max = 0.4V at I = 2mA V _{OL} nom = 0.1V at I = 100μA V _{OH} min = 1.40V at I = -2mA V _{OH} min = 1.65V at I = -100μA V _{OH} max = 1.84V	Maximum cable length or copper track should be not longer than 100mm to SIM card holder.
face	CCCLK1 CCCLK2			
	CCIO1 CCIO2	I/O	$R_{PU} = 6.78.5 k\Omega$ $V_{IL} max = 0.30 V$ $V_{IH} min = 1.30 V$ $V_{IH} max = 1.84 V$	CCIO2: External 10kW pull- up required - for details please refer to Section 2.1.8. If unused keep lines open.
			V_{OL} max = 0.4V at I = 2mA V_{OL} nom = 0.1V at I = 100 μ A V_{OH} min = 1.40V at I \geq -50 μ A V_{OH} max = 1.84V	
	CCVCC1 CCVCC2	0	V_{O} min = 1.74V V_{O} typ = 1.80V V_{O} max = 1.84V I_{O} max = -50mA	
SIM inter- face shut- down	BATT_ID	I	External pull up to VEXT and pull down resistor within battery case required. $R_{PU} = 100 k\Omega$ $R_{PD} = 10 k\Omega$	Reserved for future use. Connect line to GND.

Table 4: Signal description

Function	Signal name	Ю	Signal form and level	Comment
Serial	RXD0	0		Test points recommended
Interface ASC0	CTS0	0	V_{OH} min = 1.30V at I = -2mA	for TXD0, RXD0, DCD0, RTS0, and CTS0.
	DSR0	0	V_{OH}^{OH} nom = 1.65V at I = -100 μ A V_{OH} max = 1.84V	If DCD0 is driven low during
	RING0	0	VOHMOX 1.3 IV	startup-phase, module
	DCD0	I/O		enters Download Mode (see Section 4.2.2)
	TXD0	I	V_{IL} max = 0.50V V_{IH} min = 1.30V	If unused keep line open.
	RTS0	I	V _{IH} max = 2.0V	in anacoa koop iino opon.
	DTR0	I	$I_{\text{IHPD}}^{} = 27.5 \mu \text{A} 97.5 \mu \text{A}$ $I_{\text{ILPU}} = -27.5 \mu \text{A} -97.5 \mu \text{A}$ $I_{\text{High-Z max}} = \pm 1 \mu \text{A}$	
Serial	RXD1	0	V_{OL} max = 0.45V at I = 2mA	Test points recommended
Interface ASC1	CTS1	0	V _{OL} nom = 0.1V at I = 100μA V _{OH} min = 1.30V at I = -2mA	for RXD1, TXD1, CTS1, and RTS1.
			V_{OH} nom = 1.65V at I = -100 μ A V_{OH} max = 1.84V	If unused keep line open.
	TXD1	I	/ _{IL} max = 0.50V	Linux controlled only.
	RTS1	I	V_{IH} min = 1.30V V_{IH} max = 2.0V I_{IHPD} = 27.5 μ A97.5 μ A I_{ILPU} = -27.5 μ A97.5 μ A $I_{High-Z max}$ = ±1 μ A	
Power indicator	PWR_IND	0	V _{IH} max = 5.5V V _{OL} max = 0.45V at Imax = 2mA	PWR_IND (Power Indicator) notifies the module's on/off state. PWR_IND is an open collector that needs to be connected to an external pull-up resistor. Low state of the open collector indicates that the module is on. Vice versa,
				high level notifies the Power Down mode. Therefore, the signal may be used to enable external voltage regulators that supply an external logic for communication with the module, e.g. level converters.
				Test point recommended.

Table 4: Signal description

Function	Signal name	Ю	Signal form and level	Comment
USB	VUSB_IN	I	V_{IN} min = 3.0V V_{IN} max = 5.75V I_{I} max = 100 μ A $Cin=1\mu$ F	USB detection. Test point recommended.
	USB_DN	I/O	Full and High speed signal (differen-	If unused keep lines open.
	USB_DP	I/O	tial) characteristics according to USB 2.0 specification.	Test point recommended. USB High Speed mode operation requires a differential impedance of 90Ω .
	USB_ SSRX_N	I	Super Speed signal (differential) Rx characteristics according USB 3.0	If unused keep lines open.
	USB_ SSRX_P	I	specification.	USB Super Speed mode operation requires a differential impedance of 90Ω .
	USB_ SSTX_N	0	Super Speed signal (differential) Tx characteristics according USB 3.0	
	USB_ SSTX_P	Ο	specification.	
Digital	DIN2	I	V_{OL} max = 0.45V at I = 2mA	Digital audio interface con-
audio inter- face	BCLK2	I/O	V _{OL} nom = 0.1V at I = 100μA V _{OH} min = 1.30V at I = -2mA	figurable as PCM or I ² S interface.
(PCM/I ² S)	FSC2	I/O	V _{OH} nom = 1.65V at I = -100μA V _{OH} max = 1.84V	If unused keep lines open.
	DOUT2	0	V_{IL} max = 0.50V V_{IH} min = 1.30V V_{IH} max = 2.0V I_{IHPD} = 27.5 μ A97.5 μ A I_{ILPU} = -27.5 μ A97.5 μ A $I_{High-Z\ max}$ = $\pm 1\mu$ A	

Table 4: Signal description

Function	Signal name	Ю	Signal form and level	Comment
GPIO interface	GPIO1 GPIO38 GPIO1117 GPIO22	I/O	V_{OL} max = 0.45V at I = 2mA V_{OL} nom = 0.1V at I = 100 μ A V_{OH} min = 1.30V at I = -2mA V_{OH} nom = 1.65V at I = -100 μ A V_{OH} max = 1.84V V_{IL} max = 0.50V V_{IH} min = 1.30V V_{IH} max = 2.0V I_{IHPD} = 27.5 μ A97.5 μ A I_{ILPU} = -27.5 μ A97.5 μ A $I_{High-Z max}$ = ±1 μ A	GPIO3GPIO8, GPIO16, and GPIO22 are interrupt enabled. They can be used to for instance wake up the module (see Section 2.1.12). Following functions can be configured for GPIOs using AT commands: GPIO1> DR_SYNC GPIOx> Low Current Indicator There is a 2.2k decoupling resistor between GPIO17 and JTAG_WD_DISABLE. Test points recommended at GPIO1. If unused keep lines open. However, GPIO7 and GPIO17 must either be low during module startup until the module has been secured in factory or be left unconnected (=kept open).
1PPS inter- face	GPIO1 (DR_SYNC)	0	Clock signal with 1 pulse per second, frequency 1Hz, accuracy ± 5ms	If the feature is enabled (see Chapter 3).
ADC interface	ADC1_IN, ADC2_IN, ADC4_IN, ADC5_IN	I	Full specification compliance range $V_{lmin}>=0.10V$ $V_{lmax}<=1.70V$ $R_{l}\approx 10M\Omega$ Resolution: 14 Bit Accuracy: < $\pm 2mV$ ADC conversion time t (max) = $550\mu s$ at $4.8MHz$ sample clock	If unused keep line open. Prepared for general purpose and antenna diagnostic use. MUX, ADCx_IN Ik 10n MUX, ADC

Table 4: Signal description

Function	Signal name	Ю	Signal form and level	Comment
PCle	PCIE_RX_N	I	According to PCI Express Specification, Revision 2.0/2.1 (one lane, 5	Linux controlled only.
	PCIE_RX_P		Gbit/s)	
	PCIE_TX_N	0		
	PCIE_TX_P			
	PCIE_CLK_N	0		
	PCIE_CLK_P			
	PCIE CLK_REQ	Ю	V _{OL} max = 0.45V at I = 2mA V _{OL} nom = 0.1V at I = 100μA V _{OH} min = 1.30V at I = -2mA	Additional PCIe control signals
	PCIE_HOST_ RST	Ο	V _{OH} nom = 1.65V at I = -100μA V _{OH} max = 1.84V	
	PCIE_HOST_ WAKE	1	V_{IL} max = 0.50V V_{IH} min = 1.30V V_{IH} max = 2.0V I_{IHPD} = 27.5 μ A97.5 μ A I_{ILPU} = -27.5 μ A97.5 μ A $I_{High-Z max}$ = $\pm 1\mu$ A	
I ² C inter- face	I2CDAT1	I/O	V _{IL} max = 0.50V V _{IH} min = 1.30V	Open Drain Output (internal pull up)
I20	I2CCLK1	0	V _{IH} max = 2.0V	
			V_{OL} max = 0.3V at I = 3mA V_{OH} max = 1.84V I_{IIPII} = -27.5 μ A97.5 μ A	External pull up resistors required. Maximum load 5100hm.
JTAG inter-	JTAG_SRST	I	V _{OI} max = 0.45V at I = 2mA	Debug interface.
face	JTAG_TCK		V _{OL} nom = 0.1V at I = 100μA V _{OH} min = 1.30V at I = -2mA	Test point recommended for all JTAG lines.
	JTAG_TDI		V_{OH}^{OH} nom = 1.65V at I = -100µA	
	JTAG_TMS		V _{OH} max = 1.84V	
	JTAG_TRST		V _{IL} max = 0.50V V _{IH} min = 1.30V	
	JTAG_TDO	0	V_{IH} max = 2.0V I_{IHPD} = 27.5 μ A97.5 μ A I_{ILPU} = -27.5 μ A97.5 μ A $I_{High-Z max}$ = ±1 μ A	
	JTAG_WD_ DISABLE	I	V_{IL} max = 0.3V at -100 μ A V_{IH} min = 1.50V at 100 μ A V_{IH} max = 2.0V	High during reset and start- up does disable the watch- dog timer. (Jumper to VEXT)
				There is a 2.2k decoupling resistor between JTAG_WD_DISABLE and GPIO17.
	JTAG_ PS_HOLD	I	V _{IH} min = 1.65V at 680μA V _{IL} max = 0.20V at 680μA V _{OH} max = 1.84V	High holds the power supply during debugging (Jumper to VEXT)
			V_{OH}^{OH} min = 1.30V at 150 μ A V_{OL} max = 0.5V at -200 μ A	

Table 4: Signal description

Function	Signal name	Ю	Signal form and level	Comment
eMMC interface	EMMC_ I DETECT		V_{OL} max = 0.45V at I = 2mA V_{OL} nom = 0.1V at I = 100 μ A V_{OH} min = 1.30V at I = -2mA V_{OH} nom = 1.65V at I = -100 μ A V_{OH} max = 1.84V	eMMC. Linux controlled only.
			V_{IL} max = 0.50V V_{IH} min = 1.30V V_{IH} max = 2.0V I_{IHPD} = 27.5 μ A97.5 μ A I_{ILPU} = -27.5 μ A97.5 μ A $I_{High-Z max}$ = $\pm 1\mu$ A	
	EMMC_PWR	0	V _{OUT (nom)} = 2.95V / 1.8V I _{OUT (max)} = 150mA	
1.8V eMMC	EMMC_CLK	0	V _{OL} max = 0.45V at rated drive strength	
	EMMC_CMD	0	V_{OH} min = 1.40V at rated drive strength V_{OH} max = 1.84V	
	EMMC_D[0 7]	I/O	V_{IL} max = 0.58V at rated drive strength V_{IH} min = 1.27V at rated drive strength V_{IH} max = 2.0V $I_{High-Z\ max}$ = $\pm 5\mu A$	
2.95V eMMC	EMMC_CLK	0	V _{OL} max = 0.36V at rated drive strength	
	EMMC_CMD	0	V_{OH} min = 2.05V at rated drive strength V_{OH} max = 2.91V	
	EMMC_D[0 7]	I/O	V_{IL} max = 0.68V at rated drive strength V_{IH} min = 1.82V at rated drive strength V_{IH} max = 3.05V $I_{High-Z\ max}$ = $\pm 10\mu A$	

2.1.2.1 Absolute Maximum Ratings

The absolute maximum ratings stated in Table 5 are stress ratings under any conditions. Stresses beyond any of these limits will cause permanent damage to PLPS9.


Table 5: Absolute maximum ratings

Parameter	Min	Max	Unit
Supply voltage BATT+	-0.3	+5.5	V
Voltage at all digital lines in Power Down mode (except VEXT)	-0.3	+0.5	V
Voltage at VEXT in Power Down mode	-0.3	+0.3	V
Voltage at digital lines in normal operation	-0.3	+2.3	V
Voltage at UICC interface, CCVCC 1.8V in normal operation	-0.3	+2.3	V
Voltage at UICC interface, CCVCC 3.0V in normal operation	-0.3	+3.4	V
Voltage at ADC lines if the module is powered by BATT+	-0.5	V _{BATT+} +0.5V	V
Voltage at ADC lines if the module is not powered	-0.5	+0.5	V
VEXT maximum current shorted to GND		-600	mA
VUSB_IN	-0.3	5.75	V
USB 3.0 data lines	-0.3	+1.4	V
USB 2.0 data lines	-0.3	+3.6	V
PCIe data and clock lines	-0.3	+1.4	V
PCIe control lines	-0.3	+2.1	V
Voltage at PWR_IND line	-0.5	+5.5	V
PWR_IND input current if PWR_IND= low		2	mA
Voltage at following signals: IGT, EMERG_OFF	-0.3	2.1	V

2.1.3 USB Interface

PLPS9 supports a USB 3.0 Super Speed (5Gbps) device interface, and alternatively a USB 2.0 device interface that is High Speed compatible. The USB interface is primarily intended for use as command and data interface, and for downloading firmware.

The USB host is responsible for supplying the VUSB_IN line. This line is for voltage detection only. The USB part (driver and transceiver) is supplied by means of BATT+. This is because PLPS9 is designed as a self-powered device compliant with the "Universal Serial Bus Specification Revision 3.0".



 $^{^{\}rm a)}$ All serial (including R $_{\rm S})$ and pull-up resistors for data lines are implemented .

Figure 5: USB circuit

To properly connect the module's USB interface to the external application, a USB 3.0 or 2.0 compatible connector and cable or hardware design is required. For further guidelines on implementing the external application's USB 3.0 or 2.0 interface see [4] and [5]. For more information on the USB related signals see Table 4. Furthermore, the USB driver distributed with PLPS9 needs to be installed.

While a USB connection is active, the module will never switch into SLEEP mode. Only if the USB interface is in Suspended state or Detached (i.e., VUSB_IN = 0) is the module able to switch into SLEEP mode thereby saving power².

b) Since VUSB_IN is used for detection only it is recommended not to add any further blocking capacitors on the VUSB_IN line.

^{c)} If the USB interface is operated with super or high speeds, it is recommended to take special care routing the data lines. Application layout should implement a differential impedance of 90 ohms for proper signal integrity.

^{1.} The specification is ready for download on http://www.usb.org/developers/docs/

^{2.} Please note that if the USB interface is employed, and a USB cable is connected, there should also be a terminal program linked to the USB port in order to receive and process the initial SYSSTART URC after module startup. Otherwise, the SYSSTART URC remains pending in the USB driver's output buffer and this unprocessed data prevents the module from power saving.

2.1.4 Serial Interface ASC0

PLPS9 offers a 4-wire (8-wire prepared) (plus GND) unbalanced, asynchronous interface ASC0 conforming to ITU-T V.24 protocol DCE signaling. The electrical characteristics do not comply with ITU-T V.28. The significant levels are 0V (for low data bit or active state) and 1.8V (for high data bit or inactive state). For electrical characteristics please refer to Table 4.

PLPS9 is designed for use as a DCE. Based on the conventions for DCE-DTE connections it communicates with the customer application (DTE) using the following signals:

- Port TXD @ application sends data to the module's TXD0 signal line
- Port RXD @ application receives data from the module's RXD0 signal line




Figure 6: Serial interface ASC0

Features:

- Includes the data lines TXD0 and RXD0, the status lines RTS0 and CTS0.
- The RING0 signal serves to indicate incoming calls and other types of URCs (Unsolicited Result Code). It can also be used to send pulses to the host application, for example to wake up the application from power saving state. See [1] for details on how to configure the RING0 line by AT^SCFG.
- Configured for 8 data bits, no parity and 1 stop bit.
- ASC0 can be operated at fixed bit rates from 115,200 to 921,600bps.
- Supports RTS0/CTS0 hardware flow control.

Note: If the ASC0 serial interface is the application's only interface, it is suggested to connect test points on the USB signal lines as a potential tracing possibility.

Table 6: DCE-DTE wiring of A

V.24 circuit	DCE		DTE	
	Line function	Signal direction	Line function	Signal direction
103	TXD0	Input	TXD	Output
104	RXD0	Output	RXD	Input
105	RTS0	Input	RTS	Output
106	CTS0	Output	CTS	Input
108/2	DTR0	Input	DTR	Output
107	DSR0	Output	DSR	Input
109	DCD0	Output	DCD	Input
125	RING0	Output	RING	Input

2.1.5 Serial Interface ASC1

Four PLPS9 lines can be configured as ASC1 interface signals to provide a 4-wire unbalanced, asynchronous interface ASC1 conforming to ITU-T V.24 protocol DCE signaling. The electrical characteristics do not comply with ITU-T V.28. The significant levels are 0V (for low data bit or active state) and 1.8V (for high data bit or inactive state). For electrical characteristics please refer to Table 3.

PLPS9 is designed for use as a DCE. Based on the conventions for DCE-DTE connections it communicates with the customer application (DTE) using the following signals:

- Port TXD @ application sends data to module's TXD1 signal line
- Port RXD @ application receives data from the module's RXD1 signal line




Figure 7: Serial interface ASC1

Features

- Includes only the data lines TXD1 and RXD1 plus RTS1 and CTS1 for hardware handshake.
- On ASC1 no RING line is available.
- Configured for 8 data bits, no parity and 1 or 2 stop bits.
- ASC1 can be operated at fixed bit rates from 115,200 bps to 921,600 bps.
- Supports RTS1/CTS1 hardware flow.
- Linux controlled only.

2.1.6 Inter-Integrated Circuit Interface

PLPS9 provides an Inter-Integrated Circuit (I²C) interface. I²C is a serial, 8-bit oriented data transfer bus for bit rates up to 400kbps in Fast mode. It consists of two lines, the serial data line I2CDAT and the serial clock line I2CCLK. The module acts as a single master device, e.g. the clock I2CCLK is driven by the module. I2CDAT is a bi-directional line. Each device connected to the bus is software addressable by a unique 7-bit address, and simple master/slave relationships exist at all times. The module operates as master-transmitter or as master-receiver. The customer application transmits or receives data only on request of the module.

The applications I²C interface can be powered via the VEXT line of PLPS9. If connected to the VEXT line, the I²C interface will properly shut down when the module enters the Power Down mode.

In the application I2CDAT and I2CCLK lines need to be connected to a positive supply voltage (e.g., VEXT) via a pull-up resistor. For electrical characteristics please refer to Table 4.




Figure 8: I²C interface connected to VEXT

Note: Good care should be taken when creating the PCB layout of the host application: The traces of I2CCLK and I2CDAT should be equal in length and as short as possible.

2.1.7 PCle Interface

PLPS9 provides a low power 5Gbit/s PCle 2.0 Root Complex (Host) device interface as shown below in Figure 9. Linux controlled only.




Figure 9: PCle interface

2.1.8 UICC/SIM/USIM Interface

PLPS9 has two UICC/SIM/USIM interfaces compatible with the 3GPP 31.102 and ETSI 102 221. It is wired to the host interface in order to be connected to an external SIM card holder. Five pads on the SMT application interfaceare reserved for the SIM interface.

The UICC/SIM/USIM interface supports 2.85V and 1.8V SIM cards. Please refer to Table 4 for electrical specifications of the UICC/SIM/USIM interface lines depending on whether a 2.85V or 1.8V SIM card is used.

The CCINx signal serves to detect whether a tray (with SIM card) is present in the card holder. Using the CCINx signal is mandatory for compliance with the GSM 11.11 recommendation if the mechanical design of the host application allows the user to remove the SIM card during operation. To take advantage of this feature, an appropriate SIM card detect switch is required on the card holder. For example, this is true for the model supplied by Molex, which has been tested to operate with PLPS9 and is part of the Thales reference equipment submitted for type approval. See Chapter 8 for Molex ordering numbers.

 Table 7:
 Signals of the SIM interface (SMT application interface)

Signal	Description
GND	Ground connection for SIM interfaces. Optionally a separate SIM ground line may be used to improve EMC.
CCCLK1 CCCLK2	Chipcard clock line for 1 st and 2 nd SIM interface.
CCVCC1 CCVCC2	SIM supply voltage line for 1 st and 2 nd SIM interface.
CCIO1 CCIO2	Serial data line for 1 st and 2 nd SIM interface, input and output.
CCRST1 CCRST2	Chipcard reset line for 1 st and 2 nd SIM interface.
CCIN1 CCIN2	Input on the baseband processor for detecting a SIM card tray in the holder. If the SIM is removed during operation the SIM interface is shut down immediately to prevent destruction of the SIM. The CCIN signal is active low. The CCIN signal is mandatory for applications that allow the user to remove the SIM card during operation. The CCIN signal is solely intended for use with a SIM card. It must not be used for any other purposes. Failure to comply with this requirement may invalidate the type approval of PLPS9.

Note: No guarantee can be given, nor any liability accepted, if loss of data is encountered after removing the SIM card during operation. Also, no guarantee can be given for properly initializing any SIM card that the user inserts after having removed the SIM card during operation. In this case, the application must restart PLPS9.

By default, only the 1st SIM interface is available and can be used. Using the AT command AT^SCFG="SIM/CS" it is possible to switch between the two SIM interfaces. Command settings are non-volatile - for details see [1].




Figure 10: First UICC/SIM/USIM interface

The total cable length between the SMT application interface pads on PLPS9 and the pads of the external SIM card holder must not exceed 100mm in order to meet the specifications of 3GPP TS 51.010-1 and to satisfy the requirements of EMC compliance.

To avoid possible cross-talk from the CCCLKx signal to the CCIO signal be careful that both lines are not placed closely next to each other. A useful approach is using the GND line to shield the CCIOx line from the CCCLKx line.

An example for an optimized ESD protection for the SIM interface is shown in Section 2.1.8.1.

Note: Figure 10 shows how to connect a SIM card holder to the first SIM interface. With the second SIM interface some internally integrated components on the SIM circuit will have to be externally integrated as shown for the second SIM interface in Figure 11. The external components at CCIN2 should be populated as close as possible to the signal's SMT pad




Figure 11: Second UICC/SIM/USIM interface

2.1.8.1 Enhanced ESD Protection for SIM Interfaces

To optimize ESD protection for the SIM interfaces it is possible to add ESD diodes to the interface lines of the first and second SIM interface as shown in the example given in Figure 12.

The example was designed to meet ESD protection according ETSI EN 301 489-1/7: Contact discharge: ± 4kV, air discharge: ± 8kV.




Figure 12: SIM interfaces - enhanced ESD protection

2.1.9 Digital Audio Interface

PLPS9 supports one digital audio interface that can be employed as either as pulse code modulation (PCM) or Inter-IC Sound (I²S) interface. Default setting is I²S. Please note that the first DAI is reserved for future use.

2.1.9.1 Pulse Code Modulation Interface

PLPS9's PCM interface can be used to connect audio devices capable of pulse code modulation. The PCM functionality is limited to the use of wideband codecs with 16kHz sample rate only. The PCM interface runs at 16 kHz sample rate (62.5µs frame length), while the signal processing maintains this rate in a wideband AMR call or samples automatically down to 8kHz in a narrowband call. Therefore, the PCM sample rate is independent of the audio bandwidth of the call.

The PCM interface has the following implementation:

- Master mode
- Short frame synchronization
- 16kHz/8kHz sample rate
- 4096/1024/512/256 kHz bit clock at 16kHz sample rate
- 2048/512/256/128 kHz bit clock at 8kHz sample rate

Table 8 lists the available PCM interface signals.

Table 8: Overview of PCM pin functions

Signal name	Signal direction: Master	Description
DOUT2	0	PCM Data from PLPS9 to external codec
DIN2	I	PCM Data from external codec to PLPS9
FSC2	0	Frame synchronization signal to external codec
BCLK2	0	Bit clock to external codec. Note: If the BCLK2 signal is permanently provided (AT^SAIC parameter <clk_mode> = 0), the module will no longer enter its power save (SLEEP) state.</clk_mode>

Note: PCM data is always formatted as 16-bit uncompressed two's complement. Also, all PCM data and frame synchronization signals are written to the PCM bus on the rising clock edge and read on the falling edge.

The timing of a PCM short frame is shown in Figure 13.




Figure 13: PCM timing short frame (master, 4096KHz, 16kHz sample rate)

2.1.9.2 Inter-IC Sound Interface

The I²S Interface is a standardized bidirectional I²S based digital audio interface for transmission of mono voice signals for telephony services.

The I²S interface can be enabled and configured using the AT command AT^SAIC (see [1]). Activation of the I²S line is possible only out of call and out of tone presentation. The I2S properties and capabilities comply with the requirements layed out in the Phillips I2S Phillips I²S Bus Specifications, revised June 5, 1996.

The I²S interface has the following characteristics:

- Bit clock mode: Master
- Sampling rate: 16KHz (wideband)
- 512kHz bit clock at 16kHz sample rate
- Frame length: 32 bit stereo voice signal (16 bit word length)
- Audio frames start with WS (Word Select) line low, followed by a WS high. The left channel
 is selected by WS=0 whereas the right channel is selected by WS=1. Data on each channel
 starts with MSB at each edge of WS with a delay of 1 bitclock. The left microphone channel
 is significant, the right channel will be ignored. The loudspeaker output contains binary identical data on both channels.

Table 9 lists the available I²S interface signals, Figure 14 shows the I²S timing.

Table 9: Overview of I²S pin functions

Signal name on SMT application interface	Signal configuration inactive	Signal direction: Master	Description
DOUT2	PD	0	I ² S data from PLPS9 to external codec
DIN2	PD	I	I ² S data from external codec to PLPS9
FSC2	PD	0	Frame synchronization signal to/from external codec Word alignment (WS)
BCLK2	PD	0	Bit clock to external codec. BCLKx signal low/high time varies between 45% and 55% of its clock period. Note: If the BCLK2 signal is permanently provided (AT^SAIC parameter <clk_mode> = 0), the module will no longer enter its power save (SLEEP) state.</clk_mode>




Figure 14: I²S timing (master mode)

2.1.10 Analog-to-Digital Converter (ADC)

PLPS9 provides four unbalanced ADC input lines: ADC[1-2...4-5]_IN. They can be used to measure four independent, externally connected DC voltages in the range of 0.1V to 1.7V. As described in Section 2.2.4 and Section 2.3.1 they can be used especially for antenna diagnosing.

The AT^SRADC command can be employed to select the ADC line, set the measurement mode and read out the measurement results.

2.1.11 RTC Backup

The internal Real Time Clock of PLPS9 is supplied from a separate voltage regulator in the power supply component which is also active when PLPS9 is in Power Down mode and BATT+ is available.

An alarm function is provided that allows to wake up PLPS9. When the alarm time is reached the module wakes up into normal operating mode (default), or to the functionality level (AT+CFUN) that was valid before power down. For example, if the module was in Airplane mode before power down, the module will wake up without logging on to the GSM/UMTS/LTE network.

2.1.12 GPIO Interface

PLPS9 has 15 GPIOs for external hardware devices. Each GPIO can be configured for use as input or output. All settings are AT command controlled.

Before changing the configuration of a GPIO pin (e.g. input to output) the pin has to be closed. If the GPIO pins are not configured or the pins/driver were closed, the GPIO pins are high-Z with pull down resistor. If a GPIO is configured to input, the pin has high-Z without pull resistor.

If PLPS9 is in power save (SLEEP) mode a level state transition at GPIO[3, 4, 5, 6, 7, 8, 16, 22] will wake up the module, if such a GPIO was configured as input with appropriate wakeup capability using AT^SCPIN. To query the level state the AT^SCPOL command may be used. For details on the mentioned AT commands please see [1].

Table 10 shows GPIO lines with possible alternative functionalities, and comments on these optional assignments.

Table 10: GPIO lines and possible alternative assignment

GPIOs / Alternative signal names	Description of possible alternative signals
GPIO1 / DR_SYNC	DR_SYNC. GPIO1 can also be configured as DR_SYNC line, i.e., a one pulse per second (1PPS) output for external dead reckoning applications. For more information see Chapter 3.
GPIOx	GPIO lines can be configured as low current indicator signal (see Section 2.1.13.3).

2.1.13 Control Signals

2.1.13.1 PWR_IND Signal

PWR_IND notifies the on/off state of the module. High state of PWR_IND indicates that the module is switched off. The state of PWR_IND immediately changes to low when IGT is pulled low. For state detection an external pull-up resistor is required.




Figure 15: PWR_IND signal

2.1.13.2 Remote Wakeup

If no call, data or message transfer is in progress, the external host application may shut down its own module interfaces or other components in order to save power. If a call, data, or other request (URC) arrives, the external application can be notified of this event and be woken up again by a state transition of a configurable remote wakeup line. Available as remote wakeup lines are some GPIO signals (recommended is GPIO4). Please refer to [1]: AT^SCFG: "RemoteWakeUp/..." for details on how to configure these lines for defined wakeup events on specified device interfaces. Possible states are listed in Table 11.

If no line is specifically configured as remote wakeup signal, the remote USB suspend and resume mechanism as specified in the "Universal Serial Bus Specification Revision 2.0" applies for the USB interface (see Section 2.1.3). Possible states for the remote wakeup GPIO lines are listed in Table 11.

Table 11: Remote wakeup lines

Signal	I/O/P	Description
GPIOx	0	Inactive to active high transition: 0 = No wake up request 1 = The host shall wake up

2.1.13.3 Low Current Indicator

A low current indication is optionally available over a GPIO line. By default, low current indication is disabled and the GPIO pads can be configured and employed as usual.

For a GPIO pad to work as a low current indicator the feature has to be enabled by AT command (see [1]: AT^SCFG: MEopMode/PowerMgmt/LCI).

If enabled, the GPIOx signal is high when the module is sleeping. During its sleep the module will for the most part be slow clocked with 32kHz RTC.

Table 12: Low current indicator line

Signal	I/O/P	Description
GPIOx	0	High active transition: 0 = High current consumption The module draws its power via BATT+ 1 = Low current consumption (only reached during SLEEP mode) The module draws only a low current via BATT+




Figure 16: Low current indication timing

ILCmax During the low current periods the current consumption does not exceed the ILCmax value.

2.1.13.4 Firmware Swap

The firmware swap signal FwSwap allows to toggle between two firmware images that may be available on the module. Setting the FwSwap line to high during the module's startup phase triggers the firmware swap. The signal may for instance be used as a fallback or backup solution in case a possible firmware update is not successful.

Please connect this signal to the external application and implement a test point.

2.1.14 JTAG Interface

For test purposes, e.g., 8D reporting without desoldering the module from the external application.

2.1.15 eMMC Interface

PLPS9 has an eMMC interface that can be used for test purposes, e.g., to write crash dumps from the module's FFS to eMMC. To connect an eMMC a separate, additional power supply is required as described in Section 2.1.15.1. Linux controlled only.

2.1.15.1 eMMC Power Supply

An eMMC requires two separate power supplies normally named VCC (3V3) and VCCQ (3V3 / 1V8). PLPS9 however, provides only a single power supply pad for eMMC, i.e., the EMMC_PWR pad. Therefore, an additional external power supply for the eMMC is necessary, and can for instance be provided through a voltage regulator enabled with the EMMC_PWR line.

A sample connecting circuit is shown in Figure 17. Note that with PLPS9 the EMMC_PWR line switches from 2.95V to 1.8V during eMMC operation.




Figure 17: eMMC power supply

2.2 GSM/UMTS/LTE Antenna Interface

The PLPS9 GSM/UMTS/LTE antenna interface comprises two GSM/UMTS/LTE main antennas as well as two UMTS/LTE Rx diversity/MIMO antennas to improve signal reliability and quality 1 . The interface has an impedance of 50Ω . PLPS9 is capable of sustaining a total mismatch at the antenna interface without any damage, even when transmitting at maximum RF power.

The external antennas must be matched properly to achieve best performance regarding radiated power, modulation accuracy and harmonic suppression. Matching networks are not included on the PLPS9 PCB and should be placed in the host application, if the antenna does not have an impedance of 50Ω .

Regarding the return loss PLPS9 provides the following values in the active band:

Table 13: Return loss in the active band

State of module	Return loss of module	Recommended return loss of application
Receive	≥ 8dB	≥ 12dB
Transmit	Undefined mismatch	≥ 12dB

^{1.} By delivery default the UMTS/LTE Rx diversity/MIMO antennas are configured as available for the module since its usage is mandatory for LTE. Please refer to [1] for details on how to configure antenna settings.

2.2.1 Antenna Interface Specifications

Table 14: RF Antenna interface GSM/UMTS/LTE (at operating temperature range¹)

Parameter	Conditions	Min.	Typical	Max.	Unit
LTE connectivity	Band 1, 2, 3, 4, 5, 7, 8, 12, 13	3, 18, 19, 2	0, 26, 28,	34, 38, 39	, 40, 41, 66
Receiver Input Sensitivity @	LTE 2100 Band 1	-102	-107		dBm
ARP (ch. bandwidth 5MHz; 4 antenna combined, TRX1, TRX2, RX3, RX4))	LTE 1900 Band 2	-100	-106		dBm
	LTE 1800 Band 3	-99	-107		dBm
	LTE AWS-1 Band 4	-102	-107		dBm
	LTE 850 Band 5	-97.3	-108		dBm
	LTE 2600 Band 7	-100	-106		dBm
	LTE 900 Band 8	-96.3	-107		dBm
	LTE 700 Band 12	-96.3	-106		dBm
	LTE 700 Band 13	-96.3	-108		dBm
	LTE 850 Band 18	-96.8	-108		dBm
	LTE 850 Band 19	-96.8	-108		dBm
	LTE 800 Band 20	-99	-108		dBm
	LTE 850 Band 26	-96.8	-108		dBm
	LTE 700 Band 28	-97.8	-108		dBm
	LTE 700 Band 29 (RX only)	-96.3	-106		dBm
	LTE 700 Band 32 (RX only)	-99.3	-106		dBm
	LTE 2000 Band 34	-99.3	-104		dBm
	LTE 2600 Band 38	-99.3	-106		dBm
	LTE 1900 Band 39	-102	-108		dBm
	LTE 2300 Band 40	-102	-105		dBm
	LTE 2300 Band 41	-100	-107		dBm
	LTE AWS-3 Band 66	-101.5	-107		dBm
RF Power @ ARP with 50Ω	LTE 2100 Band 1	+21	+23	+25	dBm
Load	LTE 1900 Band 2	+21	+23	+25	dBm
	LTE 1800 Band 3	+21	+23	+25	dBm
	LTE AWS-1 Band 4	+21	+23	+25	dBm
	LTE 850 Band 5	+21	+23	+25	dBm
	LTE 2600 Band 7	+21	+23	+25	dBm
	LTE 900 Band 8	+21	+23	+25	dBm
	LTE 700 Band 12	+21	+23	+25	dBm
	LTE 700 Band 13	+21	+23	+25	dBm

Table 14: RF Antenna interface GSM/UMTS/LTE (at operating temperature range¹)

Parameter	Conditions	Min.	Typical	Max.	Unit
RF Power @ ARP with 50Ω Load	LTE 850 Band 18	+21	+23	+25	dBm
	LTE 850 Band 19	+21	+23	+25	dBm
	LTE 800 Band 20	+21	+23	+25	dBm
	LTE 850 Band 26	+21	+23	+25	dBm
	LTE 700 Band 28	+21	+23	+25	dBm
	LTE 2000 Band 34	+21	+23	+25	dBm
	LTE 2600 Band 38	+21	+23	+25	dBm
	LTE 1900 Band 39	+21	+23	+25	dBm
	LTE 2300 Band 40	+21	+23	+25	dBm
	LTE 2300 Band 41	+21	+23	+25	dBm
	LTE AWS-3 Band 66	+21	+23	+25	dBm
UMTS/HSPA connectivity	Band I, II, III, IV, V, VI, VIII, X	(IX	I		1
Receiver Input Sensitivity @	UMTS 2100 Band I	-106	-110		dBm
ARP Main path (TRX1)	UMTS 1900 Band II	-104	-109		dBm
	UMTS 1800 Band III	-103	-111		dBm
	UMTS AWS-1 Band IV	-106	-111		dBm
	UMTS 900 Band VIII	-103	-112		dBm
	UMTS 850 Band V	-104	-111		dBm
	UMTS 850 Band VI	-104	-111		dBm
	UMTS 850 Band XIX	-104	-111		dBm
Receiver Input Sensitivity @	UMTS 2100 Band I	-106	-112		dBm
ARP Diversity path (TRX2)	UMTS 1900 Band II	-104	-111		dBm
Divorony paul (110.2)	UMTS 1800 Band III	-103	-111		dBm
	UMTS AWS-1 Band IV	-106	-112		dBm
	UMTS 900 Band VIII	-103	-112		dBm
	UMTS 850 Band V	-104	-113		dBm
	UMTS 850 Band VI	-104	-113		dBm
	UMTS 850 Band XIX	-104	-113		dBm
RF Power @ ARP with 50Ω	UMTS 2100 Band I	+21	+24	+25	dBm
Load	UMTS 1900 Band II	+21	+24	+25	dBm
	UMTS 1800 Band III	+21	+24	+25	dBm
	UMTS AWS-1 Band IV	+21	+24	+25	dBm
	UMTS 900 Band VIII	+21	+24	+25	dBm
	UMTS 850 Band V	+21	+24	+25	dBm
	UMTS 850 Band VI	+21	+24	+25	dBm
	UMTS 850 Band XIX	+21	+24	+25	dBm

Table 14: RF Antenna interface GSM/UMTS/LTE (at operating temperature range¹)

Parameter		Conditions	Min.	Typical	Max.	Unit		
GPRS coding	schemes	Class 12, CS1 to CS4						
EGPRS		Class 12, MCS1 to MCS9	Class 12, MCS1 to MCS9					
GSM Class		Small MS						
	er input Sensi-	GSM 850 / E-GSM 900	-102	-110		dBm		
tivity @ ARP		GSM 1800 / GSM 1900	-102	-109		dBm		
RF Power @ /		GSM 850 / E-GSM 900	31	33	35	dBm		
with 50Ω Load	d GSM	GSM 1800 / GSM 1900	28	30	32	dBm		
RF Power @	GPRS, 1 TX	GSM 850 / E-GSM 900		33		dBm		
ARP with 50Ω		GSM 1800 / GSM 1900		30		dBm		
Load (ROPR=4 ,	EDGE, 1 TX	GSM 850 / E-GSM 900		27		dBm		
i.e., no		GSM 1800 / GSM 1900		26		dBm		
reduction)	GPRS, 2 TX	GSM 850 / E-GSM 900		33		dBm		
		GSM 1800 / GSM 1900		30		dBm		
	EDGE, 2 TX	GSM 850 / E-GSM 900		27		dBm		
		GSM 1800 / GSM 1900		26		dBm		
	GPRS, 3 TX	GSM 850 / E-GSM 900		33		dBm		
		GSM 1800 / GSM 1900		30		dBm		
	EDGE, 3 TX	GSM 850 / E-GSM 900		27		dBm		
		GSM 1800 / GSM 1900		26		dBm		
	GPRS, 4 TX	GSM 850 / E-GSM 900		33		dBm		
		GSM 1800 / GSM 1900		30		dBm		
	EDGE, 4 TX	GSM 850 / E-GSM 900		27		dBm		
		GSM 1800 / GSM 1900		26		dBm		

Table 14: RF Antenna interface GSM/UMTS/LTE (at operating temperature range¹)

Parameter		Conditions	Min.	Typical	Max.	Unit
RF Power @	GPRS, 1 TX	GSM 850 / E-GSM 900		33		dBm
ARP with 50Ω		GSM 1800 / GSM 1900		30		dBm
Load (ROPR=5)	EDGE, 1 TX	GSM 850 / E-GSM 900		27		dBm
(KOI K-3)		GSM 1800 / GSM 1900		26		dBm
	GPRS, 2 TX	GSM 850 / E-GSM 900		33		dBm
		GSM 1800 / GSM 1900		30		dBm
	EDGE, 2 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
	GPRS, 3 TX	GSM 850 / E-GSM 900		32.2		dBm
		GSM 1800 / GSM 1900		29.2		dBm
	EDGE, 3 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
	GPRS, 4 TX	GSM 850 / E-GSM 900		31		dBm
		GSM 1800 / GSM 1900		28		dBm
	EDGE, 4 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
RF Power @	GPRS, 1 TX	GSM 850 / E-GSM 900		33		dBm
ARP with 50Ω		GSM 1800 / GSM 1900		30		dBm
Load (ROPR=6)	EDGE, 1 TX	GSM 850 / E-GSM 900		27		dBm
(ROI R-0)		GSM 1800 / GSM 1900		26		dBm
	GPRS, 2 TX	GSM 850 / E-GSM 900		31		dBm
		GSM 1800 / GSM 1900		28		dBm
	EDGE, 2 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
	GPRS, 3 TX	GSM 850 / E-GSM 900		30.2		dBm
		GSM 1800 / GSM 1900		27.2		dBm
	EDGE, 3 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
	GPRS, 4 TX	GSM 850 / E-GSM 900		29		dBm
		GSM 1800 / GSM 1900		26		dBm
	EDGE, 4 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm

Table 14: RF Antenna interface GSM/UMTS/LTE (at operating temperature range¹)

Parameter		Conditions	Min.	Typical	Max.	Unit
RF Power @	GPRS, 1 TX	GSM 850 / E-GSM 900		33		dBm
ARP with 50Ω		GSM 1800 / GSM 1900		30		dBm
Load (ROPR=7)	EDGE, 1 TX	GSM 850 / E-GSM 900		27		dBm
(KOI K-7)		GSM 1800 / GSM 1900		26		dBm
	GPRS, 2 TX	GSM 850 / E-GSM 900		30		dBm
		GSM 1800 / GSM 1900		27		dBm
	EDGE, 2 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
	GPRS, 3 TX	GSM 850 / E-GSM 900		28.2		dBm
		GSM 1800 / GSM 1900		25.2		dBm
	EDGE, 3 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
	GPRS, 4 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		24		dBm
	EDGE, 4 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		26		dBm
RF Power @	GPRS, 1 TX	GSM 850 / E-GSM 900		33		dBm
ARP with 50Ω		GSM 1800 / GSM 1900		30		dBm
Load (ROPR=8,	EDGE, 1 TX	GSM 850 / E-GSM 900		27		dBm
i.e., max.		GSM 1800 / GSM 1900		26		dBm
reduction)	GPRS, 2 TX	GSM 850 / E-GSM 900		30		dBm
		GSM 1800 / GSM 1900		27		dBm
	EDGE, 2 TX	GSM 850 / E-GSM 900		24		dBm
		GSM 1800 / GSM 1900		23		dBm
	GPRS, 3 TX	GSM 850 / E-GSM 900		28.2		dBm
		GSM 1800 / GSM 1900		25.2		dBm
	EDGE, 3 TX	GSM 850 / E-GSM 900		22.2		dBm
		GSM 1800 / GSM 1900		21.2		dBm
	GPRS, 4 TX	GSM 850 / E-GSM 900		27		dBm
		GSM 1800 / GSM 1900		24		dBm
	EDGE, 4 TX	GSM 850 / E-GSM 900		21		dBm
		GSM 1800 / GSM 1900		20		dBm
	•	•	•	•	•	

^{1.} At restricted temperature range no active power reduction is implemented - any deviations are hardware related.

2.2.2 Antenna Installation

The antennas are connected by soldering the antenna pads (ANT_TRX1, ANT_TRX2, ANT_RX3, ANT_RX4; ANT_GNSS) and their neighboring ground pads directly to the application's PCB.




Figure 18: Antenna pads (top view)

The distance between the antenna pads and their neighboring GND pads has been optimized for best possible impedance. To prevent mismatch, special attention should be paid to these pads on the application' PCB. The wiring of the antenna connection, starting from the antenna pad to the application's antenna must result in a 50Ω line impedance. Line width and distance to the GND plane need to be optimized with regard to the PCB's layer stack. Related instructions are given in Section 2.2.3.

To prevent receiver desensitization due to interferences generated by fast transients like high speed clocks on the external application PCB, it is recommended to realize the antenna connection line using embedded Stripline rather than Micro-Stripline technology. Please see Section 2.2.3 for instructions of how to design the antenna connection in order to achieve the required 50Ω line impedance.

For type approval purposes (i.e., FCC KDB 996369 related to modular approval requirements), an external application must connect the RF signal in one of the following ways:

- Via 50Ω coaxial antenna connector (common connectors are U-FL or SMA) placed as close as possible to the module's antenna pad.
- By soldering the antenna to the antenna connection line on the application's PCB (without the use of any connector) as close as possible to the module's antenna pad.
- By routing the application PCB's antenna to the module's antenna pad in the shortest possible way.

2.2.3 RF Line Routing Design

2.2.3.1 Line Arrangement Instructions

Several dedicated tools are available to calculate line arrangements for specific applications and PCB materials - for example from http://www.polarinstruments.com/ (commercial software) or from http://web.awrcorp.com/Usa/Products/Optional-Products/TX-Line/ (free software).

Embedded Stripline

This below figure shows line arrangement examples for embedded stripline.



Figure 19: Embedded Stripline line arrangement

Micro-Stripline

This section gives two line arrangement examples for micro-stripline.




Figure 20: Micro-Stripline line arrangement samples

2.2.3.2 Routing Examples

Interface to RF Connector

Figure 21 and Figure 22 show a sample connection of a module's antenna pad at the bottom layer of the module PCB with an application PCB's coaxial antenna connector. Line impedance depends on line width, but also on other PCB characteristics like dielectric, height and layer gap. The sample stripline width of 0.50mm/0.75mm and the spaces of 0.35mm/0.3mm are only recommended for an application with a PCB layer stack resembling the one of the PLPS9 evaluation board, and with layer 2 as well as layer 3 cut clear. For different layer stacks the stripline width will have to follow stripline routing rules, avoiding 90 degree corners and using the shortest distance to the PCB's coaxial antenna connector.




Figure 21: Routing to application's RF connector




Figure 22: Routing detail

2.2.4 RF Antenna Diagnostic

RF antenna (GSM/UMTS/LTE) diagnosis requires the implementation of an external antenna detection circuit. An example for such a circuit is illustrated in Figure 24. It allows to check the presence and the connection status of RF antennas.

To properly detect the antenna and verify its connection status the antenna feed point must have a DC resistance R_{ANT} of $9k\Omega$ ($\pm 3k\Omega$).

A positive or negative voltage drop (referred to as $V_{disturb}$) on the ground line may occur without having any impact on the measuring procedure and the measuring result. A peak deviation ($V_{disturb}$) of $\leq 0.8V$ from ground is acceptable.

 $V_{disturb}$ (peak) = ± 0.8V (maximum); $f_{disturb}$ = 0Hz ... 5kHz

Waveform: DC, sinus, square-pulse, peak-pulse (width = 100μ s) $R_{disturb} = 5\Omega$

To make sure that the antenna detection operates reliably, the capacitance at the module's antenna pad (i.e., the cable capacitance plus the antenna capacitance (C_{ANT})) should not be greater than 1000pF. Some types of antennas (for example "inverted F antenna" or "half loop antenna") need an RF short circuit between the antenna structure and ground to work properly. In this case the RF short circuit has to be realized via a capacitance (C_{ANT}) . For C_{ANT} we recommend a capacitance lower than 100pF (see Figure 23).




Figure 23: Resistor measurement used for antenna detection

Figure 24 shows the basic principles of an antenna detection circuit that is able to detect antennas and verify their connection status. The GPIO pads can be employed to enable the antenna detection, the ADCx_IN pads can be used to measure the voltage of external devices connected to these ADC input pads - thus determining R_{ANT} values. The AT^SRADC write command configures the parameters required for ADC measurement and returns the measurement result(s) - for command details see [1].




Figure 24: Basic circuit for antenna detection

The following Table 15 lists possible signal states for the GPIOx signal lines in case these lines are configured and used for antenna detection.

Table 15: Possible GPIOx signal states if used for antenna diagnosis

Signal state	Meaning
GPIOx: Input Pull down or Output low Output high	Antenna detection control (S1 in above figure): Off (diagnostic measurement is off) On (diagnostic measurement is on)

Table 16 lists assured antenna diagnostic states depending on the measured R_{ANT} values. Note that the R_{ANT} ranges not mentioned in the below table, i.e., $1k\Omega...6k\Omega$ and $12k\Omega...40k\Omega$ are tolerance ranges. Within these tolerance ranges a decision threshold for a diagnostic application may be located. For more details and a combined sample RF/GNSS antenna detection circuit please refer to Section 2.4.3.

Table 16: Assured antenna diagnostic states

Antenna state	R _{ANT} range
Normal operation, antenna connected (resistance at feed point as required)	$R_{ANT} = 6k\Omega12k\Omega$
Antenna pad short-circuited to GND	$R_{ANT} = 01k\Omega$
Antenna not properly connected, or resistance at antenna feed point wrong or not present	$R_{ANT} = 40k\Omega\infty\Omega$
Antenna pad is short-circuited to the supply voltage of the host application, for example the vehicle's on-board power supply voltage	max. 36V

Measuring procedure for the basic circuit given in Figure 24:

The battery current flows through R1 and RA. The voltage drop on RA is divided by R3/(R3+R2) and measured by the ADCx_IN input. For the ADCx_IN voltage V_{ADCx} (monitored using AT^SRADC)and the BATT+ supply voltage V_{BATT+} (monitored using AT^SBV) several measuring samples should be taken for averaging. The measured and averaged value V_{ADCx} will then be compared to three decision thresholds. The decision thresholds depend on BATT+:

Table 17: GSM/UMTS/LTE antenna diagnostic decision threshold

Decision threshold ¹		V _{ADCx}	Result
Short to GND Appr. 0,176*V _{BATT}		<	Short-circuited to ground
	(580mV738mV)	>	Antenna connected
No antenna	Appr. 0,337*V _{BATT+} (1111mV1414mV)	<	
		>	Antenna nor properly connected
Short to power	0.146+0.405*V _{BATT+} (1482mV1888mV)	<	
		^	Short-circuited to power

^{1.} The decision thresholds depends on BATT+ and has to be calculated separately for each decision (the BATT+ voltage level V_{BATT+} is known to the system: $3.3V \le V_{BATT+} \le 4.2V$).

2.3 GNSS Antenna Interface

In addition to the RF antenna interface PLPS9 also has a GNSS antenna interface. See Section 2.1.1 to find out where the GNSS antenna pad is located. The GNSS pad's shape is the same as for the RF antenna interface (see Section 2.2.2).

It is possible to connect active or passive GNSS antennas. In either case they must have 50Ω impedance. The simultaneous operation of GSM/UMTS/LTE and GNSS is implemented. For electrical characteristics see Section 2.2.

PLPS9 provides the signal GNSS_EN to enable an active GNSS antenna power supply. Figure 25 shows the flexibility in realizing the power supply for an active GNSS antenna by giving a sample circuit realizing the supply voltage for an active GNSS antenna. For more details and a combined sample RF/GNSS antenna detection circuit please refer to Section 2.4.3.




Figure 25: Supply voltage for active GNSS antenna

Figure 26 shows a sample circuit realizing ESD protection for a passive GNSS antenna. Connecting the input ANT_GNSS_DC to GND prevents ESD from coupling into the module.




Figure 26: ESD protection for passive GNSS antenna

2.3.1 GNSS Antenna Diagnostic

GNSS antenna diagnosis does require an external detection circuit. The antenna DC supply current can be measured via ADCx_IN. The ADCx_IN input voltage (Ug) may be generated by a sample circuit shown in Figure 25. The circuit allows to check the presence and the connection status of an active GNSS antenna. Passive GNSS antennas cannot be detected. Therefore, GNSS antenna detection is only available in active GNSS antenna mode. This mode is configured by the AT command: AT^SGPSC (for details see [1])

Having enabled the active GNSS antenna mode the presence and connection status of an active GNSS antenna can be checked using the AT command AT^SRADC to monitor ADCx_IN. The following table lists sample current ranges for possible antenna states as well as sample voltage ranges as possible decision thresholds to distinguish between the antenna connection states. Please refer to [1] for more information on the command AT^SRADC.

Table 18: Sample ranges of the GNSS antenna diagnostic measurements and their possible meaning	Table 18:	Sample ranges	of the GNSS antenna	diagnostic measurements	and their possible meanin
---	-----------	---------------	---------------------	-------------------------	---------------------------

Antenna connection status	Current ranges (I _S) ¹	Voltage ranges (U _G)
Antenna not connected	<1.4mA	
Decision threshold		59mV ±20%
Antenna connected	2.2mA20mA	
Decision threshold		825mV ±20%
Antenna short circuited to ground	>30mA	
GNSS antenna detection is not possible because GNSS antenna power supply is switched off.		

^{1.} Please note that the mA ranges 1.4mA...2.2mA and 20mA...30mA are tolerance ranges. The decision threshold should be defined within these ranges.

2.4 Sample Application

Figure 27 shows a typical example of how to integrate an PLPS9 module with an application.

The PWR_IND line is an open collector that needs an external pull-up resistor which connects to the voltage supply VCC μ C of the microcontroller. Low state of the open collector pulls the PWR_IND signal low and indicates that the PLPS9 module is active, high level notifies the Power Down mode.

If the module is in Power Down mode avoid current flowing from any other source into the module circuit, for example reverse current from high state external control lines. Therefore, the controlling application must be designed to prevent reverse flow.

While developing SMT applications it is strongly recommended to provide test points for certain signals, i.e., lines to and from the module - for debug and/or test purposes. The SMT application should allow for an easy access to these signals. For details on how to implement test points see [3].

The EMC measures are best practice recommendations. In fact, an adequate EMC strategy for an individual application is very much determined by the overall layout and, especially, the position of components.

Some LGA pads are connected to clocks or high speed data streams that might interfere with the module's antenna. The RF receiver would then be blocked at certain frequencies (self interference). The external application's PCB tracks connected to these pads should therefore be well shielded or kept away from the antenna. This applies especially to the USB and UICC/SIM interfaces.

Depending on the micro controller used by an external application PLPS9's digital input and output lines may require level conversion. Section 2.4.2 shows a possible sample level conversion circuit.

The analog-to-digital converter (ADCx_IN lines) can be used for antenna diagnosis. A sample antenna detection circuit can be found in Figure 29 and Figure 30.

Disclaimer:

No warranty, either stated or implied, is provided on the sample schematic diagram shown in Figure 27 and the information detailed in this section. As functionality and compliance with national regulations depend to a great amount on the used electronic components and the individual application layout manufacturers are required to ensure adequate design and operating safeguards for their products using PLPS9 modules.




Figure 27: PLPS9 sample application


2.4.1 Prevent Back Powering

Because of the very low power consumption design, current flowing from any other source into the module circuit must be avoided in any case, for example reverse current from high state external control lines while the module is powered down. Therefore, the external application must be designed to prevent reverse current flow. Otherwise there is the risk of undefined states of the module during startup and shutdown or even of damaging the module. A simple solution preventing back powering is the usage of VEXT for level shifters, as Figure 28 shows. If level shifters are not really required, it is also possible to employ buffers.

While the module is in power down mode, VEXT must have a level lower than 0.3V after a certain time. If this is not the case the module is fed back by the application interface - recognizing such a fault state is possible by VEXT.

2.4.2 Sample Level Conversion Circuit

Depending on the micro controller used by an external application PLPS9's digital input and output lines (i.e., ASC0 lines) may require level conversion. The following Figure 28 shows sample circuits with recommended level shifters for an external application's micro controller (with VLOGIC between 3.0V...3.6V). The level shifters can be used for digital input and output lines with V_{OH} max=1.85V or V_{IH} max=1.85V. The circuits recommend below would also be suitable for back powering protection.






Figure 28: Sample level conversion circuits

2.4.3 Sample Circuit for Antenna Detection

The following figures explain how an RF antenna detection circuit may be implemented for PLPS9 to be able to detect connected antennas (for basic circuit and diagnostic principles - including usage of GPIO and ADCx_IN pads - please refer to Section 2.2.4). Figure 29 gives a general overview, Figure 30 depicts the actual antenna detection layout and shows how ESD protection, i.e., the RF/DC bridge, will have to be handled.

Properties for the components mentioned in Figure 29 and Figure 30 are given in Table 19 - parts list.




Figure 29: Antenna detection circuit sample - overview




Figure 30: Antenna detection circuit sample - schematic

Table 19: Antenna detection reference circuit - parts list

Reference	Part	Value	Tolerance	Conditions	Size
R1,2,17,18	Resistor	22R			
R3,4,19,20	Resistor	10k		≥ 125mW	
R5,6,21,22	Resistor	140k	1%		
R7,8,23,24	Resistor	100k	1%		
R9,10	Resistor	100k			
R11,12	Resistor	10k		≥ 125mW	
R13,14,15,16	Resistor	4k4 (e.g., 2x2k2 or 4x1k1)	1%	≥ 300mW	
C1,2,7,8	Capacitor	22p		50V	≤ 0402
C3,4,9,10	Capacitor	100n		50V	
C5,6,11,12	Capacitor	100n		10V	
					•
V1,2,8,9	Schottky diode	RB520-40		40V	
V3,4,6,7,10,1 1	Transistor	BC857			
V5	Transistor	BC847			
		1			1
L1,2,3,4	Inductor	39nH		Wire wound High Q	0402

3 GNSS Interface

PLPS9 integrates a GNSS receiver that offers the full performance of GPS/GLONASS technology. The GNSS receiver is able to continuously track all satellites in view, thus providing accurate satellite position data.

The integrated GNSS receiver supports the NMEA protocol via USB or ASC0 interface. NMEA is a combined electrical and data specification for communication between various (marine) electronic devices including GNSS receivers. It has been defined and controlled by the US based National Marine Electronics Association. For more information on the NMEA Standard please refer to http://www.nmea.org.

Depending on the receiver's knowledge of last position, current time and ephemeris data, the receiver's startup time (i.e., TTFF = Time-To-First-Fix) may vary: If the receiver has no knowledge of its last position or time, a startup takes considerably longer than if the receiver has still knowledge of its last position, time and almanac or has still access to valid ephemeris data and the precise time. For more information see Section 3.1.

By default, the GNSS receiver is switched off. It has to be switched on and configured using AT commands. For more information on how to control the GNSS interface via the AT commands see [1].

Dead Reckoning Sync Line:

Dead reckoning solutions are used in (automotive) platforms to determine the (vehicles) location even when there is no GNSS signal available (e.g. in tunnels, basement garages or even between high buildings in cities).

In addition to dead reckoning related NMEA sentences(for details see [1]: GNSS sentences), PLPS9 provides a dead reckoning synchronization line (DR_SYNC line) to be employed in external dead reckoning applications. DR_SYNC is derived from the GNSS signal clock as 1 pulse per second (1PPS) signal, with a frequency of 1Hz, an accuracy of +/-5 ms, and a high state pulse of 1ms. The DR_SYNC signal is provided as long as synchronized with the GNSS satellite clock, and continues after GNSS signal loss. DR_SYNC can be configured for the GPIO1 pad.

DR_SYNC can be activated using the AT command AT^SGPSC. For more information on the command please refer to [1], For electrical characteristics see Table 4.

3.1 GNSS Interface Characteristics

The following tables list general characteristics of the GNSS interface.

Table 20: GNSS properties

Parameter	Conditions	Min.	Typical	Max.	Unit
Frequency	GPS	1575	1575.42	1585	MHz
	GLONASS	1597	1602	1607	
	Beidou	1559.1	1561	1561.3	
	Galileo	1567	1575.42	1585	
Tracking Sensitivity	Open sky				
(valid position fix)	Active antenna or LNA ¹ Passive antenna:		-159		dBm
	GPS		-156		
	GLONASS		-154		
	Beidou		-150		
	Galileo		-150		
Acquisition Sensitivity	Open sky				
	Active antenna or LNA ¹ Passive antenna:		-149		dBm
	GPS		-145		
	GLONASS		-140		
	Beidou		-140		
	Galileo		-140		
Cold Start sensitivity	GPS		-145		dBm
	GLONASS		-140		
	Beidou		-140		
	Galileo		-140		
Time-to-First-Fix (TTFF)	Cold		25	32	s
	Warm		10	29	s

^{1.} Only measured for GPS.

Through the external GNSS antenna DC feeding the module is able to supply an active GNSS antenna. The supply voltage level at the GNSS antenna interface depends on the GNSS configurationdone with AT command as shown in Table 21.

Table 21: Power supply for active GNSS antenna

Function	Setting samples	Ю	Signal form and level
GNSS active antenna supply	Supply voltage with: GNSS receiver off Active antenna off	0	GNSS supply voltage level
	Supply voltage with: GNSS receiver on Active antenna on SLEEP mode	0	GNSS supply voltage level
	Supply voltage with: GNSS receiver on Active antenna auto	0	GNSS supply voltage level

4 Operating Characteristics

4.1 Operating Modes

The table below briefly summarizes the various operating modes referred to throughout the document.

Table 22: Overview of operating modes

Mode	Function		
Normal operation	GSM / GPRS / UMTS / HSPA / LTE SLEEP	Power saving set automatically when no call is in progress and the USB connection is detached and no active communication via ASC0. Also, the GNSS active antenna mode has to be turned off or set to "auto"	
	GSM / GPRS / UMTS / HSPA / LTE IDLE	Power saving disabled or an USB connection active, but no data transfer in progress.	
	GSM TALK/ GSM DATA	Connection between two subscribers is in progress. Power consumption depends on the GSM network coverage and several connection settings (e.g. DTX off/on, FR/EFR/HR, hopping sequences and antenna connection). The following applies when power is to be measured in TALK_GSM mode: DTX off, FR and no frequency hopping.	
	GPRS DATA	GPRS data transfer in progress. Power consumption depends on network settings (e.g. power control level), uplink / downlink data rates and GPRS configuration (e.g. used multislot settings).	
	EGPRS DATA	EGPRS data transfer in progress. Power consumption depends on network settings (e.g. power control level), uplink / downlink data rates and EGPRS configuration (e.g. used multislot settings).	
	UMTS TALK/ UMTS DATA	UMTS data transfer in progress. Power consumption depends on network settings (e.g. TPC Pattern) and data transfer rate.	
	HSPA DATA	HSPA data transfer in progress. Power consumption depends on network settings (e.g. TPC Pattern) and data transfer rate.	
	LTE DATA	LTE data transfer in progress. Power consumption depends on network settings, data transfer rates, and carrier aggregation/MIMO configuration.	
Power Down	Normal shutdownafter sending the AT^SMSO command. Software is not active. Interfaces are not accessible. Operating voltage (connected to BATT+) remains applied. Only a voltage regulator is active for powering the RTC, as long as operating voltage applied at BATT+ does not drop below approx. 1.4V.		
Airplane mode	Airplane mode shuts down the radio part of the module, causes the module to log off from the GSM/GPRS network and disables allAT commands whose execution requires a radio connection. Airplane mode can be controlled by AT command (see [1]).		

4.2 Power Up/Power Down Scenarios

In general, be sure not to turn on PLPS9 while it is beyond the safety limits of voltage (see Section 2.1.2.1) and temperature (see Section 4.5). PLPS9 immediately switches off after having started and detected these inappropriate conditions. In extreme cases this can cause permanent damage to the module.

4.2.1 Turn on PLPS9

When the PLPS9 module is in Power Down mode, it can be started to Normal mode by driving the IGT (ignition) line to ground. It is required to use an open drain/collector driver to avoid current flowing into this signal line. Pulling this signal low triggers a power-on sequence. To turn on PLPS9, it is strongly recommended to keep IGT active low for at least 100 milliseconds, even though under certain conditions a period of less than 100 milliseconds might be sufficient. After turning on PLPS9, IGT should be set inactive to prevent the module from turning on again after a shut down by AT command or EMERG_OFF. For details on signal states during startup see also Section 4.2.2.




Figure 31: Power-on with IGT

Note: After power up IGT should remain high. Also note that with a USB connection the USB host may take some seconds to set up the virtual COM port connection.

After startup or mode change the following URCs are sent to every port able to receive AT commands indicating the module's ready state (this may take up to approx. 36s):

- "^SYSSTART" indicates that the module has entered Normal mode.
- "^SYSSTART AIRPLANE MODE" indicates that the module has entered Airplane mode.

These URCs notify the external application that the first ATcommand can be sent to the module. If these URCs are not used to detect then the only way of checking the module's ready state can be checked by polling, e.g., send characters (e.g. "at")until the module is responding.

Please note that on USB ports these URCs are only sent if the USB interface is in state 'configured', and with AT^SCFG= "MEopMode/ExpectDTR being enabled (see also Section 4.3) the connected USB host has signaled being ready to receive data.

4.2.2 Signal States after First Startup

Table 23 describes the various states each interface signal passes through after startup until the system is active.

Signals are in an initial state while the module is initializing. Once the startup initialization has completed, i.e. when the software is running, all signals are in a defined state. The state of some signals may change again once a respective interface is activated or configured by AT command.

Table 23: Signal states

Signal name	Pad no.	Reset phase (ignition)	Hardware init	Firmware init	System active
		0 - 100ms	100ms - 5s	5s - 36s	>36s
CCIN1	N19	PD	PD/PU	PD/PU> PU	PU
CCRST1	L19	L	L	1.8V/3V Data	L
CCIO1	J19	L	L	1.8V/3V Data	L
CCCLK1	M19	L	L	1.8V/3V CLK	L
RXD0	F18	Tri	PD> PU	PU> Tri	Tri
TXD0	H19	Tri	PD> PU	PU> Tri	Tri
CTS0	G19	Tri	PD> PU	PU> Tri	Tri
RTS0	G20	Tri	PD> PU	PU> Tri	Tri
DSR0	F17	PD	PD	PD	PD
DTR0	F19	Tri	PD	PD	PD
DCD0	G18	Tri	PU	PD	PD
RING0	J20	Tri	PD> PU	PU> PD	PD
RXD1	R9	Tri	PD> PU	PU> Tri	Tri
TXD1	R8	Tri	PD> PU	PU> Tri	Tri
CTS1	R7	Tri	PD> PU	PU> Tri	Tri
RTS1	R6	Tri	PD> PU	PU> Tri	Tri
DIN2	N9	Tri	PU> PD	PD	PD
BCLK2	N10	Tri	PD	PD	512kHz clock
FSC2	N7	Tri	PD	PD	16kHz clock
DOUT2	N8	Tri	PD	PD	L
I2CDAT1	M9	Tri	PD> PU	PU	PU
I2CCLK1	M10	Tri	PD> PU	PU	PU
EMERG_OFF	F16	PD	PU	PU	PU
PCIE_HOST_ RST	R11	Tri	PD> L	2 packets activity (11s and 13s)	L
PCIE_HOST_ WAKE	R10	Tri	PD	PD> Tri	Tri

Table 23: Signal states

Signal name	Pad no.	Reset phase	Hardware init	Firmware init	System active	
		(ignition) 0 - 100ms	100ms - 5s	5s - 36s	>36s	
PCIE_CLK_ REQ		Tri	PD	PD> L	L	
PCIE_CLK_P	P16	Tri/PCIe	Tri/PCIe	2 packets activity (11s and 13s)	Tri/PCIe	
PCIE_CLK_M	P17	Tri/PCIe	Tri/PCIe	2 packets activity (11s and 13s)	Tri/PCIe	
PCIE_RX_P	T12	Tri/PCIe	Tri/PCle	2 packets activity (11s and 13s)	Tri/PCIe	
PCIE_RX_M	T13	Tri/PCIe	Tri/PCle	2 packets activity (11s and 13s)	Tri/PCIe	
PCIE_TX_P	T15	Tri/PCIe	Tri/PCle	2 packets activity (11s and 13s)	Tri/PCIe	
PCIE_TX_M	T16	Tri/PCIe	Tri/PCle	2 packets activity (11s and 13s)	Tri/PCIe	
GPIO12	E12	Tri	PD	PD	PD	
GPIO13	E11	Tri	PD	PD	PD	
GPIO14	E10	Tri	PD	PD	PD	
ANT_GNSS_ DC	A17	L	L	L	L	
GNSS_EN	D13	PD	PD	PD	PD	
ADC1_IN	D10	Tri	Tri	Tri	Tri	
ADC2_IN	D11	Tri	Tri	Tri	Tri	
ADC4_IN	D8	Tri	Tri	Tri	Tri	
ADC5 IN	D9	Tri	Tri	Tri	Tri	
JTAG_WD_ DISABLE	M8	Tri	PD	PD> H (after 24s)	Н	
JTAG_TCK	C18	L	Н	Н	Н	
JTAG_TMS	D14	L	Н	Н	Н	
JTAG_TRST	D15	Tri	PD	PD	PD	
JTAG_TDI	D16	L	Н	Н	Н	
JTAG SRST	D17	L	Н	Н	Н	
JTAG TDO	D18	L	Н	Н	Н	
JTAG_PS_ HOLD	E13	Tri	Н	Н	Н	
EMMC_D0	N15	Tri	PD	50ms PU and 950ms PD	50ms PU and 950ms PD	
EMMC_D1	M14	Tri	PD	50ms PU and 950ms PD	50ms PU and 950ms PD	
EMMC_D2	N14	Tri	PD	50ms PU and 950ms PD	50ms PU and 950ms PD	
EMMC_D3	P14	Tri	PD	50ms PU and 950ms PD	50ms PU and 950ms PD	
EMMC_D4	N12	Tri	PD	PD	PD	
EMMC_D5	N13	Tri	PD	PD	PD	
EMMC_D6	M13	Tri	PD	PD	PD	
EMMC_D7	P12	Tri	L	L	L	
EMMC_CLK	P15	Tri	PD> L	50ms CLK and 950ms PD	50ms CLK and 950ms PD	
EMMC_CMD	P13	Tri	PD	50ms PU and 950ms PD	50ms PU and 950ms PD	
EMMC_DETECT	L7	Tri	PD> PU	PU	PU	

Table 23: Signal states

Signal name	Pad no.	Reset phase (ignition)	Hardware init	Firmware init	System active
		0 - 100ms	100ms - 5s	5s - 36s	>36s
EMMC_PWR	L15	L	L	50ms 2.85V and 950ms L (after 3s)	50ms 2.85V and 950ms L
GPIO1	E8	Tri	PD	PD> L	L
GPIO3	C17	Tri	PD	PD	PD
GPIO4	L20	Tri	PD	PD	PD
GPIO5	P6	Tri	PD	PD	PD
GPIO6	H18	Tri	PU> PD	PD	PD
GPIO7	E9	Tri	PD	PD	PD
GPIO8	M20	Tri	PD	PD	PD
GPIO9	T10	Tri	PD	PD> H	Data/H
GPIO10	T8	Tri	PD	PD> Tri	Tri
GPIO11	D12	Tri	PD	PD	PD
GPIO15	T9	Tri	PD	PD> H (after 6s)	Н
GPIO16	R17	Tri	PD	PD> PU (after 28s)	PU
GPIO17	M7	Tri	PD	PD> H (after 24s)	Н
GPIO22	M15	Tri	PD	PD	PD
FwSwap	T7	Tri	PD	PD	PD
USB_SSTX_P	H16	Tri/USB	Tri/USB	Tri/USB	Tri/USB
USB_SSTX_N	H17	Tri/USB	Tri/USB	Tri/USB	Tri/USB
USB_SSRX_P	K16	Tri/USB	Tri/USB	Tri/USB	Tri/USB
USB_SSRX_N	K17	Tri/USB	Tri/USB	Tri/USB	Tri/USB
USB_DP	M16	Tri/USB	Tri/USB	Tri/USB	Tri/USB
USB_DN	M17	Tri/USB	Tri/USB	Tri/USB	Tri/USB
VUSB_IN	P18	L (no value)	L (no value)	L (no value)	L (no value)
IGT	D19	PU	PU	PU	PU
PWR_IND	R5	Tri	L	L	L
VEXT	E18	L	1.8V	1.8V	1.8V

	PD = Pull down configuration PU = Pull up configuration
--	---

4.2.3 Turn off or Restart PLPS9

To switch off or restart the module the following procedures may be used:

- Software controlled shutdown procedure: Software controlled by sending an AT command over the serial application interface. See Section 4.2.3.1.
- Software controlled restart procedure: Software controlled by sending an AT command over the serial application interface. See Section 4.2.3.2.
- Hardware controlled shutdown procedure: Hardware controlled shutdown by IGT line. See Section 4.2.3.3.
- Hardware controlled shutdown or restart procedure: Hardware controlled shutdown or restart by EMERG_OFF line. See Section 4.2.3.4.
- Automatic shutdown (software controlled): See Section 4.2.4
 - Takes effect if PLPS9 board temperature exceeds a critical limit

In case the dedicated software or hardware controlled shutdown procedures described in the section below fail or hang for some reason, it may become necessary to disconnect BATT+ in order to shut down the module. Please refer to Section 4.2.3.5 for a description of this context.

4.2.3.1 Switch off PLPS9 Using ATShutdown Command

The best and safest approach to powering down PLPS9 is to issue the AT^SMSOshutdown command. This procedure lets PLPS9 log off from the network and allows the software to enter into a secure state and save data before disconnecting the power supply. The mode is referred to as Power Down mode. After sending AT^SMSO do not enter any other AT commands. While powering down the module may still send some URCs. The shutdown command's "OK" response indicates that the data has been stored non-volatile and the module will turn down in a few seconds. The complete power down procedure may take approx. 20s. To verify that the module definitely turned off, it is possible to monitor the PWR_IND signal. A high state of the PWR_IND signal line indicates that the module is being switched off as shown in Figure 32.

Be sure not to disconnect the supply voltage V_{BATT+} before the module's switch off procedure has been completed. Otherwise you run the risk of losing data. Signal states during switch off are shown in Figure 32.

While PLPS9 is in Power Down mode the application interface is switched off and must not be fed from any other source. Therefore, your application must be designed to avoid any current flow into any digital signal lines of the application interface. No special care is required for the USB interface which is protected from reverse current.




Figure 32: Signal states during turn-off procedure

- Note 1: VEXT can be used in solutions to prevent back powering (see also Section 2.4.1). It should have a level lower than 0.3V after module shutdown.
- Note 2: After module shutdown by means of AT command, i.e., after the VEXT level went below 0.3V, please allow for a time period of at least 1 second before restarting the module.

4.2.3.2 Restart PLPS9 Using Restart Command

The best and safest approach to restart PLPS9 is by AT command. For more information on the AT^CFUN command please refer to is described in detail in [1].

4.2.3.3 Turn off PLPS9 Using IGT Line

The IGT line can be configured for use in two different switching modes: You can configure the IGT line to switch on the module only, or to switch it on and off. This approach is useful for external application manufacturers who wish to have an ON/OFF switch installed on the host device. The switching mode is determined by the parameter "MEShutdown/OnIgnition" of the AT^SCFG command.

By factory default, the ON/OFF switch mode of IGT is disabled.

```
AT^SCFG="MEShutdown/OnIgnition" # Query the current status of IGT.

^SCFG: "MEShutdown/OnIgnition", "off" # IGT can be used only to switch on PLPS9.

IGT works as described in Section 4.2.1.
```

To configure IGT for use as ON/OFF switch:

```
AT^SCFG="MEShutdown/OnIgnition","on" # Enable the ON/OFF switch mode of IGT.

^SCFG: "MEShutdown/OnIgnition","on" # IGT can be used to switch on and off PLPS9.

OK
```


Take great care before changing the switching mode of the IGT line. To ensure that the IGT line works properly as ON/OFF switch it is of vital importance that the following conditions are met:

Switch-on condition: If the PLPS9 is off, the IGT line must be asserted for at least 100 milliseconds before being released.

Switch-off condition: If the PLPS9 is on, the IGT line must be asserted for at least 2.1 seconds before being released. The module switches off after the line is released. The switch-off routine is identical with the procedure initiated by AT^SMSO, i.e. the software performs an orderly shutdown as described

in Section 4.2.3.1.

Before switching off the module wait at least 36 seconds after startup.



2 – Triggers switch OFF routine


Figure 33: Timing of IGT if used as ON/OFF switch

4.2.3.4 Turn off or Restart PLPS9 in Case of Emergency

Caution: Use the EMERG_OFF line only when, due to serious problems, the software is not responding for more than 5 seconds. Pulling the EMERG_OFF line causes the loss of all information stored in the volatile memory. Therefore, this procedure is intended only for use in case of emergency, e.g. if PLPS9 does not respond, if reset or shutdown via AT command fails.

The EMERG_OFF line is available on the application interface and can be used to turn off or to restart the module. In any case the EMERG_OFF line must be pulled to ground until the Power Down mode is reached, as indicated by PWR_IND=high. To control the EMERG_OFF line it is required to use an open drain / collector driver. EMERG_OFF is pulled high internally.


Now, to permanently turn off the module, the IGT line has to be set to high (inactive) before the EMERG_OFF line is released. The module will then switch off and needs to be restarted at a later time. This switch off behavior is shown in Figure 34.



- 1) The time to Power Down mode (t_{PD}) depends on the operating state and can be up to 2000ms. PWR_IND should be monitored by the external application. Note that a low impulse at EMERG OFF for more than 2000ms will reset the module's RTC.
- 2) The power supply voltage (BATT+) may be disconnected only after having reached Power Down mode as indicated by the PWR_IND signal going high. The power supply has to be available (again) before the module is restarted.

Figure 34: Shutdown by EMERG_OFF signal

To simply restart the module, the IGT line has to continue to be driven low (active) for at least 100ms after having released the EMERG_OFF line. The module will then switch off and restart automatically. This restart behavior is shown in Figure 35.



1) The time to module reset (t_{RESET}) must be \geq 100ms

Figure 35: Restart by EMERG OFF signal

4.2.3.5 Overall Shutdown Sequence

In case the above described dedicated software or hardware controlled shutdown procedures fail or hang for some reason, it may become necessary to disconnect BATT+ in order to ultimately shut down the module. Figure 36 shows a flow chart that illustrates how an overall shutdown sequence might be implemented.




Figure 36: Overall shutdown sequence

4.2.4 Automatic Shutdown

Automatic shutdown takes effect if:

- The PLPS9 board is exceeding the critical limits of overtemperature or undertemperature
- Undervoltage or overvoltage is detected

The automatic shutdown procedure is equivalent to the power down initiated with the AT^SMSO command, i.e. PLPS9 logs off from the network and the software enters a secure state avoiding loss of data.

Alert messages transmitted before the device switches off are implemented as Unsolicited Result Codes (URCs). The presentation of the temperature URCs can be enabled or disabled with the command AT^SCTM. The URC presentation mode varies with the condition, please see Section 4.2.4.1 to Section 4.2.4.4 for details. For further instructions on AT commands refer to [1].

4.2.4.1 Thermal Shutdown

The board temperature is constantly monitored by an internal NTC resistor located on the PCB. The values detected by the NTC resistor are measured directly on the board and therefore, are not fully identical with the ambient temperature.

Each time the board temperature goes out of range or back to normal, PLPS9 instantly displays an alert (if enabled).

- URCs indicating the level "1" or "-1" allow the user to take appropriate precautions, such as
 protecting the module from exposure to extreme conditions. The presentation of the URCs
 depends on settings selected with the AT^SCTM command.
 - AT^SCTM=1: Presentation of URCs is always enabled.
 - AT^SCTM=0 (default): Presentation of URCs is enabled during the 2 minutes guard period after start-up of PLPS9. After expiry of the 2 minutes guard period, the presentation will be disabled, i.e. no URCs with alert levels "1" or "-1" will be generated.
- URCs indicating the level "2" or "-2" are instantly followed by an orderly shutdown, except in cases described in Section 4.2.4.2. The presentation of these URCs is always enabled, i.e. they will be output even though the factory setting AT^SCTM=0was never changed.

The (maximum) temperature ratings are stated in Section 4.5. Temperature limits and associated URCs are listed in the below Table 24.

Table 24: Board temperature warning and switch off leve	Table 24:	Board temperature	warning and	I switch off leve
--	-----------	-------------------	-------------	-------------------

Parameter	Temperature	URC	Notes
High temperature switch off active	<u>></u> +97°C	^SCTM_B: 2	Possible deviation is typically
High temperature switch off release	<u><</u> +96°C	^SCTM_B: 1	±2°C.
High temperature warning active	≥ +86°C	^SCTM_B: 1	
High temperature warning release	≤ +85°C	^SCTM_B: 0	
Operating temperature range	-30°C+85°C		
Low temperature warning release	≥ -30°C	^SCTM_B: 0	Possible deviation is typically
Low temperature warning active	<u><</u> -31°C	^SCTM_B: -1	±2°C.
Low temperature switch off release	≥ -40°C	^SCTM_B: -1	
Low temperature switch off active	≤ -42°C	^SCTM_B: -2	

The AT^SCTM command can also be used to check the present status of the board. Depending on the selected mode, the read command returns the current board temperature in degrees Celsius or only a value that indicates whether the board is within the safe or critical temperature range. See [1] for further instructions.

4.2.4.2 Deferred Shutdown at Extreme Temperature Conditions

In the following cases, automatic shutdown will be deferred if a critical temperature limit is exceeded:

- While an emergency call is in progress.
- During a two minute guard period after power-up. This guard period has been introduced in order to allow for the user to make an emergency call. The start of any one of these calls extends the guard period until the end of the call. Any other network activity may be terminated by shutdown upon expiry of the guard time.

While in a "deferred shutdown" situation, PLPS9 continues to measure the temperature and to deliver alert messages, but deactivates the shutdown functionality. Once the 2 minute guard period is expired or the call is terminated, full temperature control will be resumed. If the temperature is still out of range, PLPS9 switches off immediately (without another alert message).

Caution: Automatic shutdown is a safety feature intended to prevent damage to the module. Extended usage of the deferred shutdown facilities provided may result in damage to the module, and possibly other severe consequences.

4.2.4.3 Undervoltage Shutdown

If the measured battery voltage is no more sufficient to set up a call the following URC will be presented:

^SBC: Undervoltage.

The URC indicates that the module is close to the undervoltage threshold. If undervoltage persists the module keeps sending the URC several times before switching off automatically.

This type of URC does not need to be activated by the user. It will be output automatically when fault conditions occur.

4.2.4.4 Overvoltage Shutdown

The overvoltage shutdown threshold is 100mV above the maximum supply voltage V_{BATT+} specified in Table 4.

When the supply voltage approaches the overvoltage shutdown threshold the module will send the following URC:

^SBC: Overvoltage warning

This alert is sent once.

When the overvoltage shutdown threshold is exceeded the module will send the following URC ^SBC: Overvoltage shutdown before it shuts down cleanly.

This type of URC does not need to be activated by the user. It will be output automatically when fault conditions occur.

Keep in mind that several PLPS9 components are directly linked to BATT+ and, therefore, the supply voltage remains applied at major parts of PLPS9, even if the module is switched off. Especially the power amplifier is very sensitive to high voltage and might even be destroyed.

4.3 Power Saving

PLPS9 is able to reduce its functionality to a minimum (during the so-called SLEEP mode) in order to minimize its current consumption. The following sections explain the module's network dependent power saving behavior. The power saving behavior is further configurable by AT command:

- AT^SCFG= "MEopMode/PwrSave": The power save mode is by default enabled. While
 inactive, the module stays in power save (SLEEP) state, waking up only upon any of the
 following events:
 - Cyclically to meet basic technical demands, e.g. network requirements (such as regularly listening to paging messages from the base station as described in Section 4.3.1, Section 4.3.2 and Section 4.3.3.
 - Cyclically after expiry of a configured power saving period.
 - Data at any interface port, e.g., URCs for incoming calls.
- AT^SCFG= "MEopMode/ExpectDTR": Power saving will take effect only if there is no transmission data pending on any of the module's USB ports. The expect DTR AT command ensures that data becoming pending on any USB port before an external application has signaled its readiness to receive the data is discarded. By default this behavior is enabled for all available USB CDC ACM and CDC ECM ports.
- AT^SCFG="Radio/OutputPowerReduction": Output power reduction is possible for the module in GPRS multislot scenarios to reduce its output power according to 3GPP 45.005 section.

Please refer to [1] for more information on the above AT commands used to configure the module's power saving behavior.

The implementation of the USB host interface also influences the module's power saving behavior and therefore its current consumption. For more information see Section 2.1.3.

Another feature influencing the current consumption is the configuration of the GNSS antenna interface. For details see Section 3.1.

Also note that the module does not wake up from SLEEP mode just to measure the supply voltage, and that the command AT^SBV reports an average over the values it was able to measure last (see also Section 4.4.3). Therefore, the shorter the power saving periods are, the faster and more precisely will the reported average adjust to possible voltage changes.

4.3.1 Power Saving while Attached to GSM Networks

The power saving possibilities while attached to a GSM network depend on the paging timing cycle of the base station. The duration of a paging timing cycle can be calculated using the following formula:

t = 4.615 ms (TDMA frame duration) * 51 (number of frames) * DRX value.

DRX (Discontinuous Reception) is a value from 2 to 9, resulting in paging timing cycles between 0.47 and 2.12 seconds. The DRX value of the base station is assigned by the GSM network operator.

Now, a paging timing cycle consists of the actual fixed length paging plus a variable length

pause before the next paging. In the pauses between listening to paging messages, the module resumes power saving, as shown in Figure 37.




Figure 37: Power saving and paging in GSM networks

The varying pauses explain the different potential for power saving. The longer the pause the less power is consumed.

Generally, power saving depends on the module's application scenario and may differ from the above mentioned normal operation. The power saving interval may be shorter than 0.47 seconds or longer than 2.12 seconds.

4.3.2 Power Saving while Attached to WCDMA Networks

The power saving possibilities while attached to a WCDMA network depend on the paging timing cycle of the base station.

During normal WCDMA operation, i.e., the module is connected to a WCDMA network, the duration of a paging timing cycle varies. It may be calculated using the following formula:

 $t = 2^{DRX \text{ value}} * 10 \text{ ms}$ (WCDMA frame duration).

DRX (Discontinuous Reception) in WCDMA networks is a value between 6 and 9, thus resulting in paging timing cycles between 0.64 and 5.12 seconds. The DRX value of the base station is assigned by the WCDMA network operator.

Now, a paging timing cycle consists of the actual fixed length paging plus a variable length pause before the next paging. In the pauses between listening to paging messages, the module resumes power saving, as shown in Figure 38.



Figure 38: Power saving and paging in WCDMA networks

The varying pauses explain the different potential for power saving. The longer the pause the less power is consumed.

Generally, power saving depends on the module's application scenario and may differ from the above mentioned normal operation. The power saving interval may be shorter than 0.64 seconds or longer than 5.12 seconds.

4.3.3 Power Saving while Attached to LTE Networks

The power saving possibilities while attached to an LTE network depend on the paging timing cycle of the base station.

During normal LTE operation, i.e., the module is connected to an LTE network, the duration of a paging timing cycle varies. It may be calculated using the following formula:

t = DRX Cycle Value * 10 ms

DRX cycle value in LTE networks is any of the four values: 32, 64, 128 and 256, thus resulting in paging timing cycles between 0.32 and 2.56 seconds. The DRX cycle value of the base station is assigned by the LTE network operator.

Now, a paging timing cycle consists of the actual fixed length paging plus a variable length pause before the next paging. In the pauses between listening to paging messages, the module resumes power saving, as shown in Figure 39.




Figure 39: Power saving and paging in LTE networks

The varying pauses explain the different potential for power saving. The longer the pause the less power is consumed.

Generally, power saving depends on the module's application scenario and may differ from the above mentioned normal operation. The power saving interval may be shorter than 0.32 seconds or longer than 2.56 seconds.

4.4 Power Supply

PLPS9 needs to be connected to a power supply at the SMT application interface - 4 lines BATT+, and GND. There are two separate voltage domains for BATT+:

- BATT+_RF with 2 lines for the RF power amplifier supply
- BATT+ with 2 lines for the general power management

The main power supply from an external application has to be a single voltage source and has to be expanded to two sub paths (star structure). Each voltage domain must be decoupled by application with low ESR capacitors (\geq 47 μ F MLCC @ BATT+; \geq 4x47 μ F MLCC @ BATT+_RF) as close as possible to LGA pads. Figure 40 shows a sample circuit for decoupling capacitors for BATT+.




Figure 40: Decoupling capacitor(s) for BATT+

The power supply of PLPS9 must be able to provide the peak current during the uplink transmission.

All key functions for supplying power to the device are handled by the power management IC. It provides the following features:

- Stabilizes the supply voltages for the baseband using switching regulators and low drop linear voltage regulators.
- Switches the module's power voltages for the power-up and -down procedures.
- Delivers, across the VEXT line, a regulated voltage for an external application.
- LDO to provide SIM power supply.

4.4.1 Power Supply Ratings

Table 25 and Table 26 assemble various voltage supply and current consumption ratings for the supported modules. Possible ratings are preliminary and will have to be confirmed.

Table 25: Voltage supply ratings

	Description	Conditions	Min	Тур	Max	Unit
BATT+	Supply voltage	Directly measured at Module. Voltage must stay within the min/max values, including voltage drop, ripple, spikes	3.3	3.8	4.2	V
	Maximum allowed voltage drop during transmit burst	Normal condition, power control level for Pout max			400	mV
	Voltage ripple	Normal condition, power control level for Pout max @ f <= 250 kHz @ f > 250 kHz			120 90	${\rm mV_{pp}} \over {\rm mV_{pp}}$

Table 26: Current consumption ratings

	Description	Conditions			Typical rating	Unit
I _{BATT+} 1	OFF State supply	Power Down	RTC off	USB disconnected	30	μΑ
	current			USB connected	60	
			RTC on	USB disconnected	90	
				USB connected	120	
	Average GSM	SLEEP ² @ DF		USB disconnected	1.7	mA
	supply current	(no communic the module)	ation with	USB suspend	13.2	
		SLEEP ² @ DF		USB disconnected	1.9	mA
		(no communic the module)	ation with	USB suspend	13.4	
		SLEEP ² @ DF		USB disconnected	2.5	mA
		(no communication with the module)		USB suspend	14	1
		IDLE ³ @ DRX=2 (UART/USB active, but no communication with the module)		USB disconnected	60	mA
				USB active	70	
		Voice call GSN PCL=5	/1850/900;	@ 50Ω	330	mA
		GPRS Data transfer GSM850/900; PCL=5; 1Tx/4Rx		ROPR=8 (max. reduction)	320	mA
				ROPR=4 (no reduction)		
		GPRS Data transfer GSM850/900; PCL=5;		ROPR=8 (max. reduction)	430	mA
		2Tx/3Rx		ROPR=4 (no reduction)	540	
		GPRS Data tra GSM850/900;		ROPR=8 (max. reduction)	650	mA
		4Tx/1Rx		ROPR=4 (no reduction)	980	
					1200	

Table 26: Current consumption ratings

	Description	Conditions		Typical rating	Unit
I _{BATT+} 1	Average GSM supply current	EDGE Data transfer GSM850/900; PCL=5;	ROPR=8 (max. reduction)	220	mA
		1Tx/4Rx	ROPR=4 (no reduction)		
		EDGE Data transfer GSM850/900; PCL=5;	ROPR=8 (max. reduction)	340	mA
		2Tx/3Rx	ROPR=4 (no reduction)	360	
		EDGE Data transfer GSM850/900; PCL=5;	ROPR=8 (max. reduction)	600	mA
		4Tx/1Rx	ROPR=4 (no reduction)	630	
		Voice call GSM1800/ 1900; PCL=0	@ 50Ω	240	mA
		GPRS Data transfer GSM1800/1900;	ROPR=8 (max. reduction)	230	mA
		PCL=0; 1Tx/4Rx	ROPR=4 (no reduction)		
		GPRS Data transfer GSM1800/1900; PCL=0; 2Tx/3Rx	ROPR=8 (max. reduction)	340	mA
			ROPR=4 (no reduction)	390	
		GPRS Data transfer GSM1800/1900;	ROPR=8 (max. reduction)	500	mA
		PCL=0; 4Tx/1Rx	ROPR=4 (no reduction)	690	
		EDGE Data transfer GSM1800/1900;	ROPR=8 (max. reduction)	190	mA
		PCL=0; 1Tx/4Rx	ROPR=4 (no reduction)		
		EDGE Data transfer GSM1800/1900; PCL=0; 2Tx/3Rx	ROPR=8 (max. reduction)	300	mA
			ROPR=4 (no reduction)	330	
		EDGE Data transfer GSM1800/1900;	ROPR=8 (max. reduction)	470	mA
		PCL=0; 4Tx/1Rx	ROPR=4 (no reduction)	630	
	Peak current	Voice call GSM850/900;	@ 50Ω	2.2	Α
	during GSM transmit burst	PCL=5	@ total mismatch	2.9	
		Voice call GSM1800/ 1900; PCL=0	@ 50Ω	1.5	Α
			@ total mismatch	1.7	_
I _{BATT+} 1	Average GSM supply current (GNSS on)	GSM active (UART/USB a	<i>,</i>	80	mA
	(GINGG OII)	GSM active (UART/USB a GNSS NMEA output on ⁴	active); @ DRX=2 &	80	mA

Table 26: Current consumption ratings

	Description	Conditions		Typical rating	Unit
I _{BATT+} 1	Average UMTS	SLEEP ² @ DRX=9	USB disconnected	1.6	mA
	supply current	(no communication with the module)	USB suspend	13.1	
	Voice calls and	SLEEP ² @ DRX=8	USB disconnected	1.8	mA
	Data transfers measured	(no communication with the module)	USB suspend	13.3	
	@ maximum Pout	SLEEP ² @ DRX=6	USB disconnected	2.3	mA
		(no communication with the module)	USB suspend	13.8	
		IDLE ³ @ DRX=6	USB disconnected	60	mA
		(UART/USB active, but no communication with the module)	USB active	70	
		UMTS Data transfer Band I	@ 50Ω	600	mA
			@ total mismatch	810	1
		UMTS Data transfer Band II	@ 50Ω	600	mA
			@ total mismatch	890	
		UMTS Data transfer Band III	@ 50Ω	640	mA
			@ total mismatch	820	
		UMTS Data transfer Band IV	@ 50Ω	640	mA
		Banu iv	@ total mismatch	790	
		UMTS Data transfer Band V/VI/XIX	@ 50Ω	590	mA
		Band V/VI/AIA	@ total mismatch	690	
		UMTS Data transfer	@ 50Ω	530	mA
		Band VIII	@ total mismatch	620	1
I _{BATT+} 1	Average UMTS supply current	WCDMA active (UART / @ DRX=6 & GNSS NME		80	mA
	(GNSS on)	WCDMA active (UART / @ DRX=6 & GNSS NME	USB active); A output on ⁴	80	mA

Table 26: Current consumption ratings

	Description	Conditions		Typical rating	Unit
I _{BATT+} 1	Average LTE sup-	SLEEP ² @ "Paging	USB disconnected	1.9	mA
	ply current (FDD) ⁵	Occasions" = 256	USB suspend	13.5	
	Data transfers measured	SLEEP ² @ "Paging	USB disconnected	2.3	mA
		Occasions" = 128	USB suspend	13.9	
	@ maximum Pout	SLEEP ² @ "Paging	USB disconnected	2.9	mA
		Occasions" = 64	USB suspend	14.5	
		SLEEP ² @ "Paging	USB disconnected	4.0	mA
		Occasions" = 32	USB suspend	15.2	
		IDLE ³ (UART/USB	USB disconnected	55	mA
		active, but no communication with the module)	USB active	65	
		LTE Data transfer	@ 50Ω	630	mA
		Band 1	@ total mismatch	790	
		LTE Data transfer	@ 50Ω	630	mA
		Band 2	@ total mismatch	880	-
		LTE Data transfer	@ 50Ω	620	mA
		Band 3	@ total mismatch	690	
		LTE Data transfer Band 4	@ 50Ω	660	mA
			@ total mismatch	750	
		LTE Data transfer Band 5, 18, 19	@ 50Ω	560	mA
			@ total mismatch	590	
		LTE Data transfer Band 7	@ 50Ω	770	mA
			@ total mismatch	800	
		LTE Data transfer Band 8	@ 50Ω	550	mA
			@ total mismatch	600	
		LTE Data transfer	@ 50Ω	520	mA
		Band 12	@ total mismatch	590	
		LTE Data transfer	@ 50Ω	540	mA
		Band 13	@ total mismatch	600	
		LTE Data transfer	@ 50Ω	540	mA
		Band 20	@ total mismatch	620	
		LTE Data transfer	@ 50Ω	510	mA
		Band 26	@ total mismatch	570	+
		LTE Data transfer	@ 50Ω	620	mA
		Band 28	@ total mismatch	690	1
		LTE Data transfer	@ 50Ω	600	mA
		Band 66	@ total mismatch	680	1

Table 26: Current consumption ratings

	Description	Conditions		Typical rating	Unit
I _{BATT+} 1	Average LTE supply current	LTE active (UART/USB active); IDLE; NMEA output off		110	mA
	(FDD) (GNSS on)	LTE active (UART/USB a IDLE; NMEA output on ⁴	ictive);	110	mA
I _{BATT+} 1	Average LTE sup-	SLEEP ² @ "Paging	USB disconnected	1.9	mA
	ply current (TDD) ⁵	Occasions" = 256	USB suspend	13.5	
	Data transfers	SLEEP ² @ "Paging	USB disconnected	2.3	mA
	Data transfers measured	Occasions" = 128	USB suspend	13.9	
	@ maximum Pout	SLEEP ² @ "Paging	USB disconnected	2.9	mA
		Occasions" = 64	USB suspend	14.5	
		SLEEP ² @ "Paging	USB disconnected	4.0	mA
		Occasions" = 32	USB suspend	15.2	
		IDLE ³ (UART/USB active, but no communication with the module)	USB disconnected	55	mA
			USB active	65	
		LTE Data transfer Band 34	1 UL / 8 DL	170	mA
			6 UL / 2 DL	370	
		LTE Data transfer Band 38	1 UL / 8 DL	230	mA
			6 UL / 2 DL	490	1
		LTE Data transfer	1 UL / 8 DL	200	mA
		Band 39	6 UL / 2 DL	410	
		LTE Data transfer	1 UL / 8 DL	210	mA
		Band 40	6 UL / 2 DL	430	
		LTE Data transfer	1 UL / 8 DL	240	mA
		Band 41	6 UL / 2 DL	530	
	Peak LTE current	LTE Band 34 / 39	@ 50Ω	480	mA
	(TDD)		@ total mismatch	580	
		LTE Band 38 / 40 / 41	@ 50Ω	640	mA
			@ total mismatch	850	

Table 26: Current consumption ratings

	Description	Conditions	Typical rating	Unit	
I _{BATT+} 1	Average TD- SCDMA supply current (GNSS off)	SLEEP ² @ DRX=9 (no communication with the module)	USB disconnected	1.6	mA
			USB suspend	13.1	
		(no communication with	USB disconnected	1.8	mA
	Data transfers measured		USB suspend	13.3	
	@ maximum Pout	SLEEP ² @ DRX=6 (no communication with the module)	USB disconnected	2.3	mA
			USB suspend	13.8	
		IDLE ³ (UART/USB active, but no communication with the module)	USB disconnected	60	mA
			USB active	70	
		TD-SCDMA Data transfer Band 34 (Band A)		210	mA
		TD-SCDMA Data transfer Band 39 (Band F)		210	mA
I _{BATT+} 1	Average TD- SCDMA supply	TD-SCDMA active (UART / USB active) IDLE @ DRX=6, NMEA output off		80	mA
	current (GNSS on)	TD-SCDMA active (UART / USB active) IDLE @ DRX=6, NMEA output on ⁴		80	
I _{VUSB_IN}	USB typical and maximum ratings are mentioned in Table 4: VUSB_IN.				

- 1. With an impedance of Z_{LOAD} =50 Ω at the antenna pads. Measured at 25°C and 4.2V except for Power Down ratings that were measured at 3.4V.
- 2. Measurements start 6 minutes after switching ON the module, Averaging times: SLEEP mode - 3 minutes, transfer modes - 1.5 minutes Communication tester settings:no neighbor cells, no cell reselection etc, RMC (Reference Measurement Channel)
- 3. The power save mode is disabled via configuration command
- 4. One fix per second.
- 5. Communication tester settings:
 - Channel Bandwidth: 5MHz
 - Number of Resource Blocks: 25 (DL), 1 (UL)
 - Modulation: QPSK

4.4.2 Minimizing Power Losses

When designing the power supply for your application please pay specific attention to power losses. Ensure that the input voltage $V_{\text{BATT+}}$ never drops below 3.3V on the PLPS9 board, not even in a transmit burst where current consumption can rise to typical peaks of 2A. It should be noted that PLPS9 switches off when exceeding these limits. Any voltage drops that may occur in a transmit burst should not exceed 400mV to ensure the expected RF performance in 2G networks.

The module switches off if the minimum battery voltage (V_{BATT}min) is reached.

```
Example: V_lmin = 3.3V Dmax = 0.4V V_{BATT}min = V_lmin + Dmax V_{BATT}min = 3.3V + 0.4V = 3.7V
```




Figure 41: Power supply limits during transmit burst

4.4.3 Monitoring Power Supply by AT Command

To monitor the supply voltage you can use the AT^SBV command which returns the averaged value related to BATT+ and GND at the SMT application interface.

As long as not in SLEEP mode, the module measures the voltage periodically every 110 milliseconds. The maximum time the module remains in SLEEP mode can be limited with a the AT command AT^SCFG="MeOpMode/PwrSave" (see [1]). The displayed voltage (in mV) is an average of the last eight measurement results before the power supply query.

4.5 Operating Temperatures

Table 27: Board temperature

Parameter	Min	Тур	Max	Unit
Operating temperature range	-30	+25	+85	°C
Restricted temperature range ¹	-40		+95	°C
Automatic shutdown ² Temperature measured on PLPS9 board	<-40		>+95	°C

- Restricted operation allows normal mode data transmissions for limited time until automatic thermal shutdown takes effect. Within the restricted temperature range (outside the operating temperature range) the specified electrical characteristics may be in- or decreased.
- 2. Due to temperature measurement uncertainty, a tolerance on the stated shutdown thresholds may occur. The possible deviation is in the range of ± 2°C at the overtemperature limit.

See also Section 4.2.4.1 for information about the NTC for on-board temperature measurement, automatic thermal shutdown and alert messages.

Note that within the specified operating temperature ranges the board temperature may vary to a great extent depending on operating mode, used frequency band, radio output power and current supply voltage. Note also the differences and dependencies that usually exist between board (PCB) temperature and ambient temperature as shown in the following Figure 42. The possible ambient temperature range depends on the mechanical application design including the module and the PCB with its size and layout. A thermal solution will have to take these differences into account and should therefore be an integral part of application design.




Figure 42: Board and ambient temperature differences

4.6 Electrostatic Discharge

The module is not protected against Electrostatic Discharge (ESD) in general. Consequently, it is subject to ESD handling precautions that typically apply to ESD sensitive components. Proper ESD handling and packaging procedures must be applied throughout the processing, handling and operation of any application that incorporates a PLPS9 module.

Special ESD protection provided on PLPS9:

BATT+: Inductor/capacitor

An example for an enhanced ESD protection for the SIM interface is shown in Section 2.1.8.1.

The remaining interfaces of PLPS9 with the exception of the antenna interface are not accessible to the user of the final product (since they are installed within the device) and are therefore only protected according to the ANSI/ESDA/JEDEC JS-001-2014 requirements.

PLPS9 has been tested according to the following standards. Electrostatic values can be gathered from the following table.

Table 28: Electrostatic values

Specification / Requirements	Contact discharge	Air discharge		
ANSI/ESDA/JEDEC JS-001-2014				
All SMT interfaces	± 1kV Human Body Model	n.a.		
ANSI/ESDA/JEDEC JS-002-2014				
All SMT interfaces	± 250V Charged Device Model (CDM)	n.a.		
ETSI EN 301 489-1/7				
Antenna pads	n.a.	± 8kV		

Note: The values may vary with the individual application design. For example, it matters whether or not the application platform is grounded over external devices like a computer or other equipment.

4.7 Reliability Characteristics

The test conditions stated below are an extract of the complete test specifications.

 Table 29:
 Summary of reliability test conditions

Type of test	Conditions	Standard
Vibration	Vibration, broad-band random; Frequency range: 5-2000 Hz; Axes of vibration: 3; Duration: 3 x 8h	DIN EN 60068-2-64
Shock half-sinus	Acceleration: 500g; Shock duration: 1ms; 1 shock per axis; 6 positions (± x, y and z)	DIN IEC 60068-2-27
Low temperature storage; High temperature storage	-40°C; 12h/+90°C; 12h; 2 cycles	IEC 60068-2-1 Ab ISO 16750-4:2003, 5.1.1.1
Rapid change of temperature (shock)	-40°C to +90°C; <10s changeover time; Test duration: 40min/hold at each temperature (20min temper time, 20 min hold time); 300 cycles	DIN EN 60068-2-14 Na
Humid heat cyclic	+65/-10°C; 80-96% rel. humidity; All cycles with cold phase; Cycle duration: 24h; cycles: 10; Operation: Warm phases: with operation Cold phases: w/o operation	IEC 60068-2-38 Z/AD

5 Mechanical Dimensions and Mounting

5.1 Mechanical Dimensions of PLPS9

Figure 43 shows a 3D view¹ of PLPS9 and provides an overview of the board's mechanical dimensions². For further details see Figure 44.

Length: 48mm Width: 36mm Height: 3mm






Figure 43: PLPS9 - top and bottom view

^{1.} The coloring of the 3D view does not reflect the module's real color.

^{2.} **Note:** The holes in the shielding (top view) are significantly smaller than the radiated wavelength from the module. Thales guarantees that there will be no emissions outside the limits from these. The RF circuitry of the module is fully shielded.



3 +0.25 5 -0.25



bottom view

⊚ no solder pads /keep area free

Figure 44: Dimensions of PLPS9 (all dimensions in mm)

5.2 Mounting PLPS9 onto the Application Platform

This section describes how to mount PLPS9 onto the PCBs, including land pattern and stencil design, board-level characterization, soldering conditions, durability and mechanical handling. For more information on issues related to SMT module integration see also [3].

Note: Thales strongly recommends to solder all connecting pads for mechanical stability and heat dissipation. Not only must all supply pads and signals be connected appropriately, but all pads denoted as "Do not use" should also be soldered (but not electrically connected). Note also that in order to avoid short circuits between signal tracks on an external application's PCB and various markings at the bottom side of the module, it is recommended not to route the signal tracks on the top layer of an external PCB directly under the module, or at least to ensure that signal track routes are sufficiently covered with solder resist.

5.2.1 SMT PCB Assembly

5.2.1.1 Land Pattern and Stencil

The land pattern and stencil design as shown below is based on Thales characterizations for lead-free solder paste on a four-layer test PCB and a 110 micron-thick stencil.

The land pattern given in Figure 45 reflects the module's pad layout, including signal pads and ground pads (for pad assignment see Section 2.1.1). Besides these pads there are ground areas on the module's bottom side that must not be soldered, e.g., the position marker. To prevent short circuits, it has to be ensured that there are no wires on the external application side that may connect to these module ground areas.




Figure 45: Land pattern (top layer)

The stencil design illustrated in Figure 46 is recommended by Thales as a result of extensive tests with Thales Daisy Chain modules.




Figure 46: Recommended design for 110 micron thick stencil (top layer)

5.2.1.2 Board Level Characterization

Board level characterization issues should also be taken into account if devising an SMT process.

It is recommended to characterize land patterns before an actual PCB production, taking individual processes, materials, equipment, stencil design, and reflow profile into account. For land and stencil pattern design recommendations see also Section 5.2.1.1. Optimizing the solder stencil pattern design and print process is necessary to ensure print uniformity, to decrease solder voids, and to increase board level reliability.

Daisy chain modules for SMT characterization are available on request. For details refer to [3].

Generally, solder paste manufacturer recommendations for screen printing process parameters and reflow profile conditions should be followed. Maximum ratings are described in Section 5.2.3.

5.2.2 Moisture Sensitivity Level

PLPS9 comprises components that are susceptible to damage induced by absorbed moisture.

Thales's PLPS9 module complies with the latest revision of the IPC/JEDEC J-STD-020 Standard for moisture sensitive surface mount devices and is classified as MSL 4.

For additional moisture sensitivity level (MSL) related information see Section 5.2.4.

5.2.3 Soldering Conditions and Temperature

5.2.3.1 Reflow Profile





Figure 47: Reflow Profile

Table 30: Reflow temperature recommendations¹

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature Minimum (T_{Smin}) Temperature Maximum (T_{Smax}) Time (t_{Smin} to t_{Smax}) (t_{S})	150°C 200°C 60-120 seconds
Average ramp up rate (T _L to T _P)	3K/second max. ²
Liquidous temperature (T _L) Time at liquidous (t _L)	217°C 60-90 seconds
Peak package body temperature (T _P)	245°C +0/-5°C
Time (t_P) within 5 °C of the peak package body temperature (T_P)	30 seconds max.
Average ramp-down rate - Limited ramp-down rate between 225°C and 200°C	6K/second max. ² 3K/second max. ²
Time 25°C to maximum temperature	8 minutes max.

- 1. Please note that the listed reflow profile features and ratings are based on the joint industry standard IPC/JEDEC J-STD-020D.1, and are as such meant as a general guideline. For more information on reflow profiles and their optimization please refer to [3].
- 2. Temperatures measured on shielding at each corner. See also [3].



5.2.3.2 Maximum Temperature and Duration

The following limits are recommended for the SMT board-level soldering process to attach the module:

- A maximum module temperature of 245°C. This specifies the temperature as measured at the module's top side.
- A maximum duration of 30 seconds at this temperature.
- Ramp-down rate from T_P to 200°C should be controlled in order to reduce thermally induced stress during the solder solidification phase (see Table 30 limited ramp-down rate). Therefore, a cool-down step in the oven's temperature program between 200°C and 180°C should be considered. For more information on reflow profiles and their optimization see [3].

Please note that while the solder paste manufacturers' recommendations for best temperature and duration for solder reflow should generally be followed, the limits listed above must not be exceeded.

PLPS9 is specified for one soldering cycle only. Once PLPS9 is removed from the application, the module will very likely be destroyed and cannot be soldered onto another application.

5.2.4 Durability and Mechanical Handling

5.2.4.1 Storage Conditions

PLPS9 modules, as delivered in tape and reel carriers, must be stored in sealed, moisture barrier anti-static bags. The conditions stated below are only valid for modules in their original packed state in weather protected, non-temperature-controlled storage locations. Normal storage time under these conditions is 12 months maximum.

Table 31: Storage conditions

Туре		Condition	Unit	Reference	
Ait temperature:	Low High	-25 +40	°C	IPC/JEDEC J-STD-033A	
Humidity relative:	Low High	10 90 at 40°C	%	IPC/JEDEC J-STD-033A	
Air pressure:	Low High	70 106	kPa	IEC TR 60271-3-1: 1K4 IEC TR 60271-3-1: 1K4	
Movement of surrounding air		1.0	m/s	IEC TR 60271-3-1: 1K4	
Water: rain, dripping, icing and frosting		Not allowed			
Radiation:	Solar Heat	1120 600	W/m ²	ETS 300 019-2-1: T1.2, IEC 60068-2-2 Bb ETS 300 019-2-1: T1.2, IEC 60068-2-2 Bb	
Chemically active substances		Not recom- mended		IEC TR 60271-3-1: 1C1L	
Mechanically active substances		Not recom- mended		IEC TR 60271-3-1: 1S1	
Vibration sinusoidal: Displacement Acceleration Frequency range		1.5 5 2-9 9-200	mm m/s ² Hz	IEC TR 60271-3-1: 1M2	
Shocks: Shock spectrum Duration Acceleration		Semi-sinusoidal 1 50	ms m/s ²	IEC 60068-2-27 Ea	

5.2.4.2 Processing Life

PLPS9 must be soldered to an application within 72 hours after opening the moisture barrier bag (MBB) it was stored in.

As specified in the IPC/JEDEC J-STD-033 Standard, the manufacturing site processing the modules should have ambient temperatures below 30°C and a relative humidity below 60%.

5.2.4.3 Baking

Baking conditions are specified on the moisture sensitivity label attached to each MBB:

- It is *not necessary* to bake PLPS9, if the conditions specified in Section 5.2.4.1 and Section 5.2.4.2 were not exceeded.
- It is *necessary* to bake PLPS9, if any condition specified in Section 5.2.4.1 and Section 5.2.4.2 was exceeded.

If baking is necessary, the modules must be put into trays that can be baked to at least 125°C. Devices should not be baked in tape and reel carriers at any temperature.

5.2.4.4 Electrostatic Discharge

Electrostatic discharge (ESD) may lead to irreversible damage for the module. It is therefore advisable to develop measures and methods to counter ESD and to use these to control the electrostatic environment at manufacturing sites.

Please refer to Section 4.6 for further information on electrostatic discharge.

5.3 Packaging

5.3.1 Trays

PLPS9 is shipped in 6x3 trays as illustrated in Figure 48.

The figure also shows the proper module orientation in the trays: The small round hole marking pad A1 is furthest away from the beveled corner of the tray.




Figure 48: Shipping tray dimensions

5.3.2 Shipping Materials

The shipping trays are normally stacked as units of 10 trays plus one extra as a cover, and secured with packaging tape. All trays have the beveled corner aligned in the same orientation. A stacking unit ($10 \times 18 \text{ modules} = 180 \text{ modules}$) together with a foam protection makes up the content of a moisture barrier bag (MBB).

5.3.2.1 Moisture Barrier Bag

The foam protected stacking units are stored inside of a MBB, together with a humidity indicator card and desiccant pouches. The bag is ESD protected and delimits moisture transmission. It is vacuum-sealed and should be handled carefully to avoid puncturing or tearing. The bag protects the PLPS9 modules from moisture exposure. It should not be opened until the devices are ready to be soldered onto the application.

The label shown in Figure 49 summarizes requirements regarding moisture sensitivity, including shelf life and baking requirements. It is attached to the outside of the moisture barrier bag.




Figure 49: Moisture Sensitivity Label

MBBs contains two desiccant pouches to absorb moisture that may be in the bag. The humidity indicator card described below should be used to determine whether the enclosed components have absorbed an excessive amount of moisture.

The desiccant pouches should not be baked or reused once removed from the MBB.

The humidity indicator card is a moisture indicator and is included in the MBB to show the approximate relative humidity level within the bag. A sample humidity card is shown in Figure 50. If the components have been exposed to moisture above the recommended limits, the units will have to be rebaked.




Figure 50: Humidity Indicator Card - HIC

A baking is required if the humidity indicator inside the bag indicates 10% RH or more.

5.3.2.2 Transportation Boxes

THALES

Stacked tray units are distributed in over boxes, so-called VP boxes, containing up to two MBBs. Thus, a VP box may contain up to 360 (180x2) modules.

The VP boxes in turn may be placed in master boxes for up to two layers with six VP boxes. Thus, a master box packaging unit may contain up to 4320 (180x2x12) modules.

2020-05-15

6 Regulatory and Type Approval Information

6.1 Directives and Standards

PLPS9 has been designed to comply with the directives and standards listed below.

It is the responsibility of the application manufacturer to ensure compliance of the final product with all provisions of the applicable directives and standards as well as with the technical specifications provided in the "PLPS9 Hardware Interface Description".

Table 32: Directives

2014/53/EU	Directive of the European Parliament and of the council of 16 April 2014 on the harmonization of the laws of the Member States relating to the making available on the market of radio equipment and repealing Directive 1999/05/EC. The product is labeled with the CE conformity mark.	
2002/95/EC (RoHS 1) 2011/65/EU (RoHS 2) 2015/863/EU (RoHS 3)	Directive of the European Parliament and of the Council of 27 January 2003 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (RoHS). Revised on 8 June 2011. Further revision on 31 March 2015 - amending Annex II to Directive 2011/65/EU of the European Parliament and of the Council as regards the list of restricted substances.	

Table 33: Standards of North American type approval

CFR Title 47	Code of Federal Regulations, Part 22, Part 24, Part 27, and Part 90; US Equipment Authorization FCC
OET Bulletin 65 (Edition 97-01)	Evaluating Compliance with FCC Guidelines for Human Exposure to Radiofrequency Electromagnetic Fields
UL 60 950-1	Product Safety Certification (Safety requirements)
NAPRD.03 V5.40	Overview of PCS Type certification review board Mobile Equipment Type Certification and IMEI control PCS Type Certification Review board (PTCRB)
RSS-102, RSS-130, RSS132, RSS133, RSS139, RSS-199, RSS-GEN	Canadian Standards

Table 34: Standards of European type approval

3GPP TS 51.010-1	Digital cellular telecommunications system (Release 13); Mobile Station (MS) conformance specification;
ETSI EN 301 511 V12.5.1	Global System for Mobile communications (GSM); Mobile Stations (MS) equipment; Harmonized Standard covering the essential requirements of article 3.2 of Directive 2014/53/EU
GCF-CC V3.74	Global Certification Forum - Certification Criteria

^{1.} Manufacturers of applications which can be used in the US shall ensure that their applications have a PTCRB approval. For this purpose they can refer to the PTCRB approval of the respective module.

Table 34: Standards of European type approval

ETSI EN 301 489-01 V2.1.1	Electromagnetic Compatibility (EMC) standard for radio equipment and services; Part 1: Common technical requirements; Harmonized Standard covering the essential requirements of article 3.1(b) of Directive 2014/53/EU and the essential requirements of article 6 of Directive 2014/30/EU
Draft ETSI EN 301 489-19 V2.1.0	Electromagnetic Compatibility (EMC) standard for radio equipment and services; Part 19: Specific conditions for Receive Only Mobile Earth Stations (ROMES) operating in the 1,5 GHz band providing data communications and GNSS receivers operating in the RNSS band (ROGNSS) providing positioning, navigation, and timing data; Harmonized Standard covering the essential requirements of article 3.1(b) of Directive 2014/53/EU
Draft ETSI EN 301 489-52 V1.1.0	Electromagnetic Compatibility (EMC) standard for radio equipment and services; Part 52: Specific conditions for Cellular Communication Mobile and portable (UE) radio and ancillary equipment; Harmonized Standard covering the essential requirements of article 3.1(b) of Directive 2014/53/EU
ETSI EN 301 908-01 V11.1.1	IMT cellular networks; Harmonized Standard covering the essential requirements of article 3.2 of the Directive 2014/53/EU; Part 1: Introduction and common requirements
ETSI EN 301 908-02 V11.1.2	IMT cellular networks; Harmonized Standard covering the essential requirements of article 3.2 of the Directive 2014/53/EU; Part 2: CDMA Direct Spread (UTRA FDD) User Equipment (UE)
ETSI EN 301 908-13 V11.1.2	IMT cellular networks; Harmonized Standard covering the essential requirements of article 3.2 of the Directive 2014/53/EU; Part 13: Evolved Universal Terrestrial Radio Access (E-UTRA) User Equipment (UE)
EN 60950-1:2006/ A11:2009+A1:2010+A1 2:2011+A2:2013	Safety of information technology equipment
EN 62311:2008	Assessment of electronic and electrical equipment related to human exposure restrictions for electromagnetic fields (0 Hz - 300 GHz)

Table 35: Requirements of quality

IEC 60068	Environmental testing
DIN EN 60529	IP codes

Table 36: Standards of the Ministry of Information Industry of the People's Republic of China

SJ/T 11363-2006	"Requirements for Concentration Limits for Certain Hazardous Substances in Electronic Information Products" (2006-06).
SJ/T 11364-2006	"Marking for Control of Pollution Caused by Electronic Information Products" (2006-06). According to the "Chinese Administration on the Control of Pollution caused by Electronic Information Products" (ACPEIP) the EPUP, i.e., Environmental Protection Use Period, of this product is 20 years as per the symbol shown here, unless otherwise marked. The EPUP is valid only as long as the product is operated within the operating limits described in the Hardware Interface Description. Please see Table 37 for an overview of toxic or hazardous substances or elements that might be contained in product parts in concentrations above the limits defined by SJ/T 11363-2006.

Table 37: Toxic or hazardous substances or elements with defined concentration limits

部件名称	有毒有害物质或元素 Hazardous substances					
Name of the part	铅 (Pb)	汞 (Hg)	镉 (Cd)	六价铬 (Cr(VI))	多溴联苯 (PBB)	多溴二苯醚 (PBDE)
金属部件 (Metal Parts)	0	0	0	0	0	0
电路模块 (Circuit Modules)	х	0	0	0	0	0
电缆及电缆组件 (Cables and Cable Assemblies)	0	0	0	0	0	0
塑料和聚合物部件 (Plastic and Polymeric parts)	0	0	0	0	0	0

0:

表示该有毒有害物质在该部件所有均质材料中的含量均在SJ/T11363-2006 标准规定的限量要求以下。 Indicates that this toxic or hazardous substance contained in all of the homogeneous materials for this part is below the limit requirement in SJ/T11363-2006.

X:

表示该有毒有害物质至少在该部件的某一均质材料中的含量超出SJ/T11363-2006标准规定的限量要求。 Indicates that this toxic or hazardous substance contained in at least one of the homogeneous materials used for this part *might exceed* the limit requirement in SJ/T11363-2006.

6.2 SAR requirements specific to portable mobiles

Mobile phones, PDAs or other portable transmitters and receivers incorporating a GSM module must be in accordance with the guidelines for human exposure to radio frequency energy. This requires the Specific Absorption Rate (SAR) of portable PLPS9 based applications to be evaluated and approved for compliance with national and/or international regulations.

Since the SAR value varies significantly with the individual product design manufacturers are advised to submit their product for approval if designed for portable use. For US and European markets the relevant directives are mentioned below. It is the responsibility of the manufacturer of the final product to verify whether or not further standards, recommendations or directives are in force outside these areas.

Products intended for sale on US markets

ES 59005/ANSI C95.1 Considerations for evaluation of human exposure to electromagnetic

fields (EMFs) from mobile telecommunication equipment (MTE) in the

frequency range 30MHz - 6GHz

Products intended for sale on European markets

EN 50360 Product standard to demonstrate the compliance of mobile phones with

the basic restrictions related to human exposure to electromagnetic

fields (300MHz - 3GHz)

EN 62311:2008 Assessment of electronic and electrical equipment related to human

exposure restrictions for electromagnetic fields (0 Hz - 300 GHz)

IMPORTANT:

Manufacturers of portable applications based on PLPS9 modules are required to have their final product certified and apply for their own FCC Grant and ISED Certificate related to the specific portable mobile.

6.3 Reference Equipment for Type Approval

The Thales general reference setup submitted to type approve PLPS9 is shown in the figure below: Figure 51 illustrates the setup for general tests and evaluation purposes. The evaluation module can be plugged directly onto an Audio Adapter. The GSM/UMTS/LTE/GNSS test equipment is still connected via SMA connectors on the evaluation module. The PC is connected via USB interface on the evaluation module, and the audio test equipment via audio jack on the Audio Adapter.




Figure 51: Reference equipment for type approval

Please note that for EMC and RF performance tests, slightly different reference equipment configurations are used. If necessary, please contact Thales for further details.

6.4 Compliance with FCC and ISED Rules and Regulations

The Equipment Authorization Certification for the Thales modules reference application described in Section 6.3 will be registered under the following identifiers:

 PLPS9-W: FCC Identifier QIPPLPS9-W
 Granted to THALES DIS AIS Deutschland GmbH

PLPS9-X:

FCC Identifier QIPPLPS9-X ISED Certification Number: 7830A-PLPS9X Granted to THALES DIS AIS Deutschland GmbH

Note¹: Manufacturers of mobile or fixed devices incorporating PLPS9-W/-X modules are authorized to use the FCC Grants and ISED Certificates of the PLPS9-W/-X modules for their own final products according to the conditions referenced in these documents. In this case, the FCC label of the module shall be visible from the outside, or the host device shall bear a second label stating "Contains FCC ID: QIPPLPS9-W" or "Contains FCC ID: QIPPLPS9-X", and accordingly "Contains IC: 7830A-PLPS9X". The integration is limited to fixed or mobile categorized host devices, where a separation distance between the antenna and any person of min. 20cm can be assured during normal operating conditions.

For mobile and fixed operation configurations the antenna gain, including cable loss, must not exceed the limits listed in the following Table 38 and Table 39 for FCC and/or ISED.

Table 38: Antenna gain limits for FCC for PLPS9-W

Maximum gain in operating band	FCC limit	Unit
850MHz (GSM)	3.4	dBi
1900MHZ (GSM)	2.6	dBi
Band V (UMTS)	8.5	dBi
Band 5 (LTE-FDD)	9.4	dBi
Band 7 (LTE-FDD)	6.3	dBi
CA_7C (LTE-FDD)	4.3	dBi
Band 26 (LTE-FDD)	9.8	dBi

^{1.} Label note in French for ISED: Les fabricants d'équipement mobile ou fixe intégrant le module PLPS9-W/-X sont autorisés à utiliser les accords FCC et certificats d'Innovation, Sciences et Développement économique Canada (ISED) du module PLPS9-W/-X pour leur propre produit final suivant les conditions référencées dans ces documents. Dans ce cas, le label FCC du module doit être visible de l'extérieur, sinon l'équipement hôte doit disposer d'un second label avec la déclaration suivante " Contains FCC ID : QIPALPLPS9-W ", ou " Contains FCC ID : QIPPLPS9-X " et en conséquence " Contains IC : 7830A-PLPS9X ". L'intégration est limitée aux catégories d'équipement hôte mobile ou fixe, respectant une distance minimum de 20 centimètres entre l'antenne et toute personne avoisinante pour des conditions d'utilisation normale.

Table 39: Antenna gain limits for FCC and ISED for PLPS9-X

Maximum gain in operating band	FCC limit	ISED limit	All limits	Unit
850MHz (GSM)	3.4	0.1	0.1	dBi
1900MHZ (GSM)	2.0	2.5	2.0	dBi
Band II (UMTS)	7.5	7.5	7.5	dBi
Band IV (UMTS)	4.7	7.3	4.7	dBi
Band V (UMTS)	8.4	5.1	5.1	dBi
Band 2 (LTE-FDD)	9.1	8.5	8.5	dBi
Band 4 (LTE-FDD)	6.5	8.3	6.5	dBi
Band 5 (LTE-FDD)	9.4	6.1	6.1	dBi
CA_5A_7A Pcc (LTE-FDD)	11.8	8.5	8.5	dBi
CA_5A_7A Scc (LTE-FDD)	7.4	11.8	7.4	dBi
Band 7 (LTE-FDD)	6.5	11.8	6.5	dBi
CA_7C (LTE-FDD)	4.3	8.7	4.3	dBi
Band 12 (LTE-FDD)	8.7	5.6	5.6	dBi
Band 13 (LTE-FDD)	9.2	5.9	5.9	dBi
Band 66 (LTE-FDD)	6.4	8.3	6.4	dBi

IMPORTANT:

Manufacturers of portable applications incorporating PLPS9-W/-X modules are required to have their final product certified and apply for their own FCC Grant and/or ISED Certificate related to the specific portable mobile. This is mandatory to meet the SAR requirements for portable mobiles (see Section 6.2 for detail). The final product still requires FCC Part 15 Subpart B compliance testing with the modular transmitter installed. The final product with an embedded module may also need to pass the FCC Part 15 unintentional emission testing requirements, and be properly authorized per FCC Part 15.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

Note: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules and with ISED license-exempt RSS standard(s). These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

This Class B digital apparatus complies with Canadian ICES-003.

6.4 Compliance with FCC and ISED Rules and Regulations

If Canadian approval is requested for devices incorporating PLPS9 modules the above note will have to be provided in the English and French language in the final user documentation. Manufacturers/OEM Integrators must ensure that the final user documentation does not contain any information on how to install or remove the module from the final product.

Notes (ISED):

(EN) This Class B digital apparatus complies with Canadian ICES-003 and RSS-GEN. Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

(FR) Cet appareil numérique de classe B est conforme aux normes canadiennes ICES-003 et RSS-GEN. Son fonctionnement est soumis aux deux conditions suivantes: (1) cet appareil ne doit pas causer d'interférence et (2) cet appareil doit accepter toute interférence, notamment les interférences qui peuvent affecter son fonctionnement.

(EN) Radio frequency (RF) Exposure Information

The radiated output power of the Wireless Device is below the Innovation, Science and Economic Development Canada (ISED) radio frequency exposure limits. The Wireless Device should be used in such a manner such that the potential for human contact during normal operation is minimized.

This device has also been evaluated and shown compliant with the ISED RF Exposure limits under mobile exposure conditions. (antennas are greater than 20cm from a person's body).

(FR) Informations concernant l'exposition aux fréquences radio (RF)

La puissance de sortie émise par l'appareil de sans fil est inférieure à la limite d'exposition aux fréquences radio d'Innovation, Sciences et Développement économique Canada (ISDE). Utilisez l'appareil de sans fil de façon à minimiser les contacts humains lors du fonctionnement normal

Ce périphérique a également été évalué et démontré conforme aux limites d'exposition aux RF d'ISDE dans des conditions d'exposition à des appareils mobiles (les antennes se situent à moins de 20cm du corps d'une personne).

7 Document Information

7.1 Revision History

Preceding document: "Cinterion® PLPS9 Hardware Interface Description" v01.001 New document: "Cinterion® PLPS9 Hardware Interface Description" v01.002

Chapter	What is new
Throughout document	Removed LTE Bd.30 support. Removed HEART_BEAT signal (now GPIO3). Removed mention of second I ² C interface (i.e., I2CDAT2, I2CCLK2 lines). Mentioned GPIO4 and GPIO22 as interrupt enabled lines. USB interface no longer mentioned as available for debug purposes only. Replaced 1700MHz with AWS-1 for UMTS/LTE Bd.IV/Bd.4. Replaced 1700MHz with AWS-3 for LTE Bd.66. Added further notes that ASC1, PCIe, and eMMC interfaces are Linux controlled only, and as such not supported with the regular PLPS9 modules.
1.3	Revised Figure 1: Removed antenna switch (and ANT_SW signals), removed second I ² C interface, added second SIM interface.
1.4	Revised memory size for SDRAM (> 2Gbit) / NAND flash (> 4Gbit) in Figure 2.
3.1	Added GNSS interface characteristic for Beidou.
4.2.2	Replaced ANT_SW1, ANT_SW2, ANT_SW3 with GPIO12, GPIO13, GPIO14.
4.7	Revised test conditions for reliability characteristics.
6.4	Revised FCC and ISED identifier for PLPS9-X.

Preceding document: "Cinterion® PLPS9 Hardware Interface Description" v00.052a New document: "Cinterion® PLPS9 Hardware Interface Description" v01.001

Chapter	What is new
1.2	Revised description for PCIe interface type.
2.1.2	Revised note previously added for GPIO7 and GPIO17.
2.1.7	New section PCIe Interface.
4.7	Completed section Reliability Characteristics.
8.1	Added ordering information for PLPS9 CIMEI product variant.

Preceding document: "Cinterion® PLPS9 Hardware Interface Description" v00.052 New document: "Cinterion® PLPS9 Hardware Interface Description" v00.052a

Chapter	What is new
4.2.2	Revised signal states for GPIO11 and GPIO19.
6.1	Updated NAPRD and GCF standard versions in Table 33 and Table 34.

New document: "Cinterion® PLPS9 Hardware Interface Description" v00.052

Chapter	What is new
	Initial document setup.

7.2 Related Documents

- [1] PLPS9 AT Command Set
- [2] PLPS9 Release Note
- [3] Application Note 48: SMT Module Integration
- [4] Universal Serial Bus Specification Revision 3.0
- [5] Universal Serial Bus Specification Revision 2.0

7.3 Terms and Abbreviations


Abbreviation	Description
ANSI	American National Standards Institute
ARP	Antenna Reference Point
CA	Carrier Aggregation
CE	Conformité Européene (European Conformity)
CS	Coding Scheme
CS	Circuit Switched
CSD	Circuit Switched Data
DL	Download
dnu	Do not use
DRX	Discontinuous Reception
DSB	Development Support Board
DTX	Discontinuous Transmission
EDGE	Enhanced Data rates for GSM Evolution
EGSM	Extended GSM
EMC	Electromagnetic Compatibility
ESD	Electrostatic Discharge
ETS	European Telecommunication Standard
ETSI	European Telecommunications Standards Institute
FCC	Federal Communications Commission (U.S.)
FDD	Frequency Division Duplex
GPRS	General Packet Radio Service
GSM	Global Standard for Mobile Communications
HiZ	High Impedance
HSDPA	High Speed Downlink Packet Access
I/O	Input/Output
IMEI	International Mobile Equipment Identity
ISED	Innovation, Science and Economic Development Canada

Abbreviation	Description
ISO	International Standards Organization
ITU	International Telecommunications Union
kbps	kbits per second
LED	Light Emitting Diode
LGA	Land Grid Array
LTE	Long term evolution
MBB	Moisture barrier bag
Mbps	Mbits per second
MCS	Modulation and Coding Scheme
MFBI	Multiple Frequency Band Indicator
MIMO	Multiple Input Multiple Output
MLCC	Multi Layer Ceramic Capacitor
eMMC	Embedded MultiMediaCard
МО	Mobile Originated
MS	Mobile Station, also referred to as TE
MSL	Moisture Sensitivity Level
MT	Mobile Terminated
nc	Not connected
NTC	Negative Temperature Coefficient
PCB	Printed Circuit Board
PCle	Peripheral Component Interconnect Express
PCL	Power Control Level
PCS	Personal Communication System, also referred to as GSM 1900
PD	Pull Down resistor
PDU	Protocol Data Unit
PS	Packet Switched
PSK	Phase Shift Keying
PU	Pull Up resistor
QAM	Quadrature Amplitude Modulation
R&TTE	Radio and Telecommunication Terminal Equipment
RF	Radio Frequency
rfu	Reserved for future use
ROPR	Radio Output Power Reduction
RTC	Real Time Clock
Rx	Receive Direction
SAR	Specific Absorption Rate

Abbreviation	Description
SELV	Safety Extra Low Voltage
SIM	Subscriber Identification Module
SMD	Surface Mount Device
SMS	Short Message Service
SMT	Surface Mount Technology
SRAM	Static Random Access Memory
SRB	Signalling Radio Bearer
TE	Terminal Equipment
TPC	Transmit Power Control
TS	Technical Specification
Tx	Transmit Direction
UL	Upload
UMTS	Universal Mobile Telecommunications System
URC	Unsolicited Result Code
USB	Universal Serial Bus
UICC	USIM Integrated Circuit Card
USIM	UMTS Subscriber Identification Module
WCDMA	Wideband Code Division Multiple Access

7.4 Safety Precaution Notes

The following safety precautions must be observed during all phases of the operation, usage, service or repair of any cellular terminal or mobile incorporating PLPS9. Manufacturers of the cellular terminal are advised to convey the following safety information to users and operating personnel and to incorporate these guidelines into all manuals supplied with the product. Failure to comply with these precautions violates safety standards of design, manufacture and intended use of the product. Thales assumes no liability for customer's failure to comply with these precautions.



8 Appendix

8.1 List of Parts and Accessories

Table 40: List of parts and accessories

Description	Supplier	Ordering information	
PLPS9	Thales	Standard module Thales IMEI: Packaging unit (ordering) number: L30960-N5060-A100 (PLPS9-W) L30960-N5070-A100 (PLPS9-X) Module label number: S30960-S5060-A100-11 (PLPS9-W) S30960-S5070-A100-11 (PLPS9-X) Customer IMEI module: Packaging unit (ordering) number: L30960-N5075-A100 (PLPS9-X) Module label number: S30960-S5075-A100-11 (PLPS9-X)	
PLPS9 Evaluation module	Thales	Ordering number: L30960-N5061-A100 (PLPS9-W) L30960-N5071-A100 (PLPS9-X)	
Audio Adapter for PLPS9 Evaluation modules	Thales	On request.	
Votronic Handset	VOTRONIC / Thales	Votronic ordering number: HH-SI-30.3/V1.1/0 Votronic Entwicklungs- und Produktionsgesellschaft für elektronische Geräte mbH Saarbrücker Str. 8 66386 St. Ingbert Germany Phone: +49-(0)6 89 4 / 92 55-0 Fax: +49-(0)6 89 4 / 92 55-88 Email: contact@votronic.com	
SIM card holder incl. push button ejector and slide-in tray	Molex	Ordering numbers: 91228 91236 Sales contacts are listed in Table 41.	
U.FL antenna connector	Molex or Hirose	Sales contacts are listed in Table 41 and Table 42.	

^{1.} Note: At the discretion of Thales, module label information can either be laser engraved on the module's shielding or be printed on a label adhered to the module's shielding.

Table 41: Molex sales contacts (subject to change)

Molex For further information please click: http://www.molex.com	Molex Deutschland GmbH Otto-Hahn-Str. 1b 69190 Walldorf Germany Phone: +49-6227-3091-0 Fax: +49-6227-3091-8100 Email: mxgermany@molex.com	American Headquarters Lisle, Illinois 60532 U.S.A. Phone: +1-800-78MOLEX Fax: +1-630-969-1352
Molex China Distributors Beijing, Room 1311, Tower B, COFCO Plaza No. 8, Jian Guo Men Nei Street, 100005 Beijing P.R. China Phone: +86-10-6526-9628	Molex Singapore Pte. Ltd. 110, International Road Jurong Town, Singapore 629174 Phone: +65-6-268-6868	Molex Japan Co. Ltd. 1-5-4 Fukami-Higashi, Yamato-City, Kanagawa, 242-8585 Japan Phone: +81-46-265-2325
Fax: +86-10-6526-9628	Fax: +65-6-265-6044	Fax: +81-46-265-2365

Table 42: Hirose sales contacts (subject to change)

Hirose Ltd. For further information please click: http://www.hirose.com	Hirose Electric (U.S.A.) Inc 2688 Westhills Court Simi Valley, CA 93065 U.S.A. Phone: +1-805-522-7958 Fax: +1-805-522-3217	Hirose Electric Europe B.V. German Branch: Herzog-Carl-Strasse 4 73760 Ostfildern Germany Phone: +49-711-456002-1 Fax: +49-711-456002-299 Email: info@hirose.de
Hirose Electric Europe B.V. UK Branch: First Floor, St. Andrews House, Caldecotte Lake Business Park, Milton Keynes MK7 8LE Great Britain	Hirose Electric Co., Ltd. 5-23, Osaki 5 Chome, Shinagawa-Ku Tokyo 141 Japan	Hirose Electric Europe B.V. Hogehillweg 8 1101 CC Amsterdam Z-O Netherlands
Phone: +44-1908-369060 Fax: +44-1908-369078	Phone: +81-03-3491-9741 Fax: +81-03-3493-2933	Phone: +31-20-6557-460 Fax: +31-20-6557-469



THALES DIS AIS Deutschland GmbH

Werinherstrasse 81 81541 Munich Germany © Thates 2020. All rights reserved. Thates, the Thates logo, are trademarks and service marks of Thates and are registered in certain countries.